



Power Amplifiers

The basic building block of RF transceivers are Power Amplifiers.


General Considerations - for a common source stage to drive the load directly, the configurations are shown below with a supply voltage greater than V_{pp} .



(a)



(b)




(c)


Fig: 3 stages with a) resistive b) current source c) inductive

- Suppose if the load is realized as an inductor, the drain ac voltage exceeds V_{pp} , even decreasing φV_{pp} (or higher).
- While allowing a lower supply voltage, the inductive load does not reduce the "stress" on the transistor, the mean drain-source voltage experienced by m_1 is at least $20V$ ($10V$ above $V_{DD} = 10V$) if the stage must deliver $1W$ to a 50Ω load.
- The fundamental issue occurred while designing a PA is merely trade-off in the O/P power and the voltage.

bias the PA and the load as shown below.



• fis. Impedance transformation by ω matching m/w.



• fis. Realization by ω transformer.

This m/w transforms the load resistance to a lower value, R_P , so that smaller voltage swings still deliver the required power.

- Need for transforming the voltage swings means that the current generated by the o/p transistor must be proportionally higher.

Classification of Power Amplifiers:-

- Power Amplifiers are classified as class A, B, C, D, E, F etc.

- In Power Amplifiers both the i/p and the o/p waveforms are considered sinusoidal.

→ class A Power Amplifiers:-





fig: class A stage.

- Class A Amplifiers are defined as circuits in which the transistor(s) remains on and operate linearly across the full V_{pp} and I_{pp} swing.
- Transistor bias current is chosen higher than the peak signal current I_p , to ensure that the device does not turn off at any point during the signal excursion.
- From the fig the transistor is always ON does not necessarily imply that the PA is sufficiently linear. The transconductance varies considerably from t_1 to t_2 while the definition of class-A seems to hold.
- If linearity is required, then class A operation is necessary.
- In order to calculate the max drain efficiency of class A Amplifier we allow V_{in} to reach $\frac{V_{DD}}{2}$ and nearly zero.
- Power delivered to the matching n/w is approximately equal to $\left(\frac{2V_{DD}}{\pi}\right)^2 / (2R_{in}) = \frac{V_{DD}^2}{\pi R_{in}}$, which is also

- for example if the inductive load carries a constant current of $\frac{V_{DD}}{R_{IN}}$ from the supply voltage,

Thus,

$$\eta = \frac{\frac{V_{DD}^2}{2R_{IN}}}{\frac{V_{DD}^2}{R_{IN}}} = 50\%$$

The other 50% of the supply power is dissipated by m_1 itself.

- It is important to recognize the assumptions leading to an efficiency of 50% in class A stages.

- 1) the drain (collector) peak-to-peak voltage swing is equal to twice the supply voltage i.e. the transistor can withstand a drain-source (or collector-emitter) voltage of $2V_{DD}$ with no reliability or breakdown issues.
- 2) The transistor barely turns off i.e. the nonlinearity resulting from the very large change in the transconductance of the device is tolerable.
- 3) The matching m/w interposed b/w the o/p transistor and the antenna, is lossless.

→ class B Power Amplifiers :-

- class B Power Amplifier employs two parallel stages, each of which conducts for only 180° , thereby achieving a higher efficiency than the class A.






fig. class B stage

- But class B operation requires that each transistor turn off for half of the period (i.e conduction angle 180°)

- The gate bias voltage of the devices is therefore chosen approximately equal to their threshold voltage.

- If the parasitic capacitances are small and the primary and secondary inductances are large then V_x and V_y are also half-wave rectified sinusoids that during one V_{DD} are shown below



- when V_{DD} is approximately half that below V_{DD} , an undesirable situation occurs because it results in a low efficiency. for this reason, the secondary of the transformer is tuned by a parallel capacitance, so as to suppress the harmonic of the half-wave rectified at X and Y, allowing equal swings above and below V_{DD} .

→ Class B Power Amplifiers:




Fig 1: Class B Amplifier

Class B Power Amplifier employs two parallel stages each of which conducts for only 180° , thereby achieving a higher efficiency than the class A.

- As shown in above fig drain currents of m_1 and m_2 are combined by transformer T_1 .
- The above circuit works in a Quasi differential stage and a π filter driving the single ended load.
- Class B operation requires that each transistor

to their threshold voltage.





Fig 2: Current and Voltage waveforms in a class B stage.

- when parasitic capacitances are small and the primary and secondary inductances are large then V_x and V_y are half-wave rectified sinusoids that swing around V_{OP} .
- The swing above V_{OP} is approximately half that below V_{OP} , an undesirable situation occurs leads to low efficiency.
- for this reason, the secondary (or primary) of the transformer is tuned by a parallel capacitance so to suppress the harmonics of the half wave rectified sinusoids at x and y , allowing equal swings above and below V_{OP} .
- The efficiency of class B Power Amplifier is equal to $\eta = P_o / P_{in} = 25\%$


→ class AB Power Amplifiers: The term "class AB" is sometimes used to refer to a single ended Power Amplifier whose conduction angle falls between 180° and 360° i.e. in which the O/P transistor turns off for less than half of a period. From another perspective, a class AB Power Amplifier is less linear than class A stage and more linear than class B stage. This is usually accomplished by reducing the i/p voltage swing and hence tracking off from the 1 db compression point.

→ class C Power Amplifiers :-



fis: a) class C stage

b) O/T waveforms



- In class A and class B amplifiers smaller conduction angle yields a higher efficiency.
- In class C stage this angle is reduced further (and the cpt becomes more nonlinear).
- Class C Power Amplifier cpt is biased such that turns ON at the peak value of V_{in} . called V_L or V_{TH} .
- V_L exceeds V_{TH} for only a fraction of the period if m_1 were stimulated by a narrow pulse. As a result the transistor delivers a narrow pulse of current to the load every cycle.
- In order to avoid large harmonic levels at the output the matching π/π must provide some filtering. In fact the π/π impedance of the matching π/π is also designed to resonate at the freq of interest, thereby making the voltage a sinusoid.
- In class C Power Amplifier as α decreases, the transistor is ON for a smaller fraction of the period, thus dissipating less power. for the same reason, however, transistor delivers less power to the load.
- As α approaches zero, maximum efficiency of 100% occurs in class C power amplifier this is the prominent feature of class C power amplifier.




fig: a)




fig: b)

fig: a) Efficiency b) O/P Power as a function of conduction angle

- from above waveforms it is shown that P_{out} falls to zero as Θ approached zero.
- In other words we can say that class C stage provides as high efficiency only if it delivers a fraction of the Peak O/P Power (the Power corresponding to full class A operation).

→ class E stage:







fig: o/p stage with switching transistor.

- class E stages are nonlinear amplifiers that achieve

- As shown above when the op-amp transistor M_1 operates as a switch, rather than a voltage dependent current source, ideally turning ON and OFF abruptly called as "switching Power amplifier" such a topology achieves a high efficiency if 1) M_1 sustains a small voltage when it carries current.
- 2) M_1 carries a small current when it sustains a finite voltage and 3) the transition times b/w the ON and OFF states are minimized.
- from (1) and (3) we conclude that the ON-resistance of the switch must be very small and the voltage off to the gate of M_1 must approximate a rectangular waveform.
- However, even with these two conditions (2) may still be violated if M_1 turns ON when $V_{\text{G}} < 0$.






fig: class E stage.





fig: Condition to ensure minimal overlap in drain current and voltage.



c) condition to ensure low sensitivity to timing errors.

- class E amplifiers deal with the finite up and down transition times by proper load design
- class E stage consists of an O/P transistor, M_1 , a grounded capacitor C_1 and a series network C_2 and L .
- C_1 includes the junction capacitance of M_1 and the parasitic capacitance of the RFC.
- The values of C_1 , C_2 , L and R_L are chosen such that satisfies three conditions

- 2) V_A reaches zero just before the switch turns on
- 3) dV_A/dt is also near zero when the switch turns on. we examine these conditions to understand the circuit properties.

The first condition, guaranteed by C_1 , resolves the issue of finite fall time at the gate of m_1 . without C_1 , V_A would rise as V_{DS} dropped, allowing m_1 to dissipate substantial power.

The second condition ensures that the V_{DS} and I_D of the switching device do not overlap in the vicinity of the turn-on point, thus minimizing the power dissipation in the transistor even with finite i/p and o/p transition times.

The third condition lowers the sensitivity of efficiency to violations of the second condition. That if device or supply variations introduce some overlap in the voltage and current waveforms, the efficiency degrades only slightly because $dV_A/dt = 0$ means V_A does not change significantly near the turn-off point.

\rightarrow class F Power Amplifiers:-

- when the load n/w provides a high termination impedance at the second or third harmonics, the voltage waveform across the switch exhibits sharper edges than a sine波, thereby reducing the power loss in the transistor. Such a clkt is called class F stage.




Fig: Class F Power Amplifier

As shown in above fig the third-harmonic peaking is visible only if the O/p transistor experiences "hard" switching i.e. its o/p current resembles a rectangular wave. This again in turn requires that the gate (or bias) voltage be driven by relatively sharp edges.

If the drain current of the transistor is assumed to be a half-wave rectified sinusoid, it can be proved that the peak efficiency of class F amplifier is equal to 88% for third harmonic peaking.

→ Voltage controlled oscillators:-


- VCO is an ckt whose frequency can be varied electronically.

Want ↗

— The above fig shows the behavior of VCO where the o/p freq varies from ω_0 to ω_2 (the required tuning range) as the control voltage V_{cont} goes from V_L to V_2 . The slope of the characteristic, K_{VCO} is called the "gain" or "sensitivity" of the VCO and expressed in rad/Hz/V. We formulate this characteristic as

$$\omega_{\text{out}} = K_{\text{VCO}} V_{\text{cont}} + \omega_0$$

where ω_0 denotes the intercept point on the vertical axis. It is desirable that this characteristic be relatively linear i.e. K_{VCO} not change significantly across the tuning range.



- In order to vary the freq of an LC oscillator, the resonance freq of its tank must be varied.
- Since it is difficult to vary the inductance electronically, we only vary the capacitance by means of a varactor.
- MOS varactors are more commonly used than PN junctions, especially in low-voltage designs.
- As shown in above fig, varactors M_{V1} and M_{V2} appear in parallel with the tanks (if V_{cont} is provided by an ideal voltage source).
- Note that the gates of the varactors are tied to the oscillator nodes and the source/drain/n-well terminals to V_{cont} .
- This avoids loading X and Y with the capacitance from the n-well and the substrate.
- Since the gates of M_{V1} and M_{V2} reside at an average level equal to V_{DD} , their gate-source voltage remains constant and their capacitance decreases as V_{cont} goes from zero to V_{DD} .
- This behavior persists even in the presence of charge voltage swings at X and Y and hence across M_{V1} and M_{V2} .
- The key point here is that the average voltage across each varactor varies from V_{DD} to zero as V_{cont} goes from zero to V_{DD} , thus creating a monotonic decrease in their capacitance. The oscillation freq can thus be expressed as

→ Phase Locked Loops (PLL) :-

- To achieve high frequency accuracy most of the synthesizers employ "phase-locking".
- PLL is a negative feedback loop consisting of a VCO and a "phase detector".

Phase detector :-

- A phase detector is a circuit that takes two periodic inputs and produces an output whose average value is proportional to the difference between the phases of the inputs.








Fig.: Phase detector and its input/output characteristic

- The input-output characteristic of the phase detector is ideally a straight line, with a slope K_{PD} .

Voltage controlled oscillator (vco) :-



fig(1) simple PLL.



fig(2) Addition of low pass filter to remove high frequency components generated by Phase detector.




fig. Alignment of vco output phase by changing its frequency.

- Result due to vco control loop instability

by adjusting the phase of the VCO.

- control voltage is the only ip and that the phase does not change instantaneously
- we recognize that we must 1) change the freq of the VCO
- 2) Allow the VCO to accumulate phase faster (or more slowly) than the reference so that the phase error vanishes and
- 3) change the freq back to its initial value as shown in waveforms.

When V_{cont} is stepped at $t=t_0$ and remaining at the new value until $t=t_1$, when the phase error goes to zero thereafter, the two signals have equal frequencies and a $\pi/2$ phase difference.

- in order to determine the time at which the phase reaches zero can be done by comparing the VCO phase and the reference phase can serve this purpose; yielding the -ve feedback loop as shown in fig(1)
- If the loop gain is sufficiently high, the err minimizes the ip error. Note that the loop only "understands" phase quantities. (other than voltage or current quantities) because the input "subtractor" (the PD) operates with phases.
- The above shown PLL faces a critical issue that i.e. the phase detector produces repetitive pulses at its o/p, modulating the VCO frequency and generating large sidebands. We therefore interpose a low pass filter (called the loop filter) between the phase detector and the VCO so as to suppress these pulses.