Introduction to Ic Technology:

* We know that to day Electronics is characterized by reliability, low power dissipation, Entremely less size & low cost, coupled with an ability to cope easily with a high degree of Sophistication and complexity.

- -* electronice & in a paiticular, the Integrated circuit, has made possible the design of power-ful and flexible processors which provide highly intelligent and adaptable devices for the user.
- * JC memories have provided the Essential Elements to complement: these processors & together with a wide range of logic & analog Ic's, they have provided, the s/m designer with components of considerable capability & Extensive application.
- * B. Shockley, walter 11. Brattain & John Bardeen of Bell Telephone laborating was followed by the development of Ic.
- * The generations of Ic's are:
 - 17 Small scale Integration (SSI):- (10-100 Transistors) 2> Medium scale Integration (MSI): (100-1000) 3> Large scale Integration (LSI): (1K-20K) 4> VLSI (Very large scale Integration: (720K): (20 to 10kaok)

A The upcoming 5th generation ultra large scale Integration (ULSI) which is characterized by complexities in Excess of 3 million devices on a single Ic chip. (> leme) JC Era:

* The potential of silicon de's has been extremely sapid growth interms of no of Transistris being Integrated in to cets. on a single cilicon chip

* In less than 3 decades, this no the ritch from tens to millions. & it increases double for every 24ears. is known as moore's 1st law.





performance & cost effective. VLSI circuits.

-* The increase in no. of Transistics/ chip is highlighted by recent products such as Risc chips in which it is possible to process some 35 million instructions per second.

(I)

- * In particular the Emerging (Gans) based technology will be most signeticant technology for ultra high speed logic/ fast digital processors.
- * VISI systems are much smaller, and consume less power than the discrete components used to build electronic SIM's before 1960s. Ic's are easier to design, manufacture and more reliable than discrete similar. that there it possible to develop special purpose similar that are more efficient than General purpose computers for the task of hand

Advantages of VLST:

- -# #ize: the size of Ic is small both Transistors & wires are storente to micrometer size which leads to high speed & low power consumption.
- -* Speed: Sloj's can be switched bln logic 'd' & logic'!' much quicker with in a chip. communication within a chip can occur hundreds of times faster than communication bln chips on a printed cit board.
- -* power consumption: dogic operations with in a chip also take much less power due to small size of cets on chip.

applications of VISI:

-* used in personal Entertainment slows such as pritable mps players & DVD players

* une in Digital electronice compress & decompress video

- even at high definition detarates on the fly in consumer electronic + low cost Terminals for web browsing. N cured in medical electronic slow's measure bodily functions & preform complex processing algorithms. to warn about unusual conditions.
- Basic steps of Ic fablication:
- The manufacturing of Integrated circuits (Ic) consists of following steps.
- step 1): Wafee production:
 - -* The wafer is round slice of semiconductor material such as silicon is preferred due to its characteristics. It is more suitable for manufacturing Ic.
 - * It is base or substrate to Entire chip.
 - + 1st purified poly crystalline silicon is created. Then it is healed to produce molten liquid.
 - -* -A small piece of solid silicon is dipped on the molten liquid.
 - * Then the solid silicon is slowly pulled from mett. the liquid cools to firm single crystal ingot.
 - * A thin round water of silicon is cut using wafer slicer wafer slicer is a precise cutting machine & each slice having thickness about 0.01 to 0.02.5 µm.
 - -* when wafter is sliced. the surface will be damaged. It can be smoothening by polishing. After polishing the wafer. it must throughly clean and chied. It can be useful using high purity low particlechemicals The wafers are cleaned using high purity low particlechemicals The selecon wafers are exposed to uthat pure oxygen.

Step2: Epitoxial growth:

- -X It means the growing of single silicon crystal up on original silicon subtrate.
- -« A uniform layer of siliton dioxide is formed on the Surface of water
- step 3: Etching:
 - >>> selectively removing unwanted material from the surface of the wafer.
 - It The pattern of the photo resist is transfered to the wafer by means of Etching agents.
- -* The parts of material are protected by -#his etching mark step 4: Marking:
 - -* To protect some and of wafes when writing on another area, a process called photolithography is used.
 - to The process of photolithography includes masking with a photo graphic mask. and photo etching.
 - * A photo resist film 98 applied on the wafes
 - * The water is aligned to mask using photo aligner * then it is exposed to us light through mark
 - the Before that the wafer must be aligned with the mark.
- step 5: photolithography:
- the shape of micro machined structures on a wafer.

greater than silicon such as phosphonous are introduced in to

- A The ptype (boron) and N-type (phosphonoue) are created to reflect -their conducting characteristics.
- step7: Atomic diffusion:
 - -* Diffusion is defined as the movement of Impulity atoms in semiconductor material at high temperatures
 - At Then the water are heated at temperature of about 1500-2200°F. The rest gas cauter the dopant chemical. The dopant & gas is passed through the wafers and finally the dopant will get deposited on the wafer.
- -X -This method can only be used for large areas. Por small areas it will be difficult and it may not be acuuate. steps: Ion Implantation:
 - * Ion Implantation is a low temperature process by which ions of one element are accelerated in to a solid target. There by changing the physical, chemical, or electrical properties of target.
 - * Ion Implantation is used in semiconductor device-fabrication and in metal finishing, as self as in material science research * The Ions can alter the elemental composition of taget if they stop & remain in taget.
 - * Ion Impantation also causes, chemical and physical changes when the ions impinge on the tauget at high energy.

Step 9: Metallization:

- * It is used to create contact with silicon and to make intervonnections on chip.
- -x A -thin layer of aluminium is deposited over the whole wafer
- * Aluminium 95 scleeted because It 78 a good conductor, has good mechanical bond with silicon, forms low resistion contact and It can be applied and patterned with single deposition and sticking process

Steplo:

- -* Each of the wafele containing hundres of chips. Those chips are seperated and parleaged by a method called sombing & cleaving.
- -* The water in similar to a piece of glass. A diamond sawart the water in to single chips.
- A The diamond Hipped tool is und to cut the line through the nectangular grid which seperates the individual chipe
 - + Before packing remaining chips are observed under microscope. The good chip is then mounted in to a package. Pranistic greatistic Junction Diale. p.3 frankstic greaters and the production of the pranistic o

- Basic Mos Transistors:
- nmos enhancement and depletion made Transitions
- * N-mos devices au frimed in a p-type substrate of moderate doping level.
- The source and drain an formed by diffuring n-type. Impurity -through suitable marks in to these and to give the desired n-impurity concentration and give rise to depletion regions which Estand mardy in the more lightly doped pregion.
- * Thus source and drawn are "isolated from one another by 2 droder.
- * connections to the source and drazo are made by a deposite metal layers.
- -* Inorder to make a useful device, there must be the capability of establishing and controlling of curent blo source & chrain
- This can be done in 2 ways, giving rise to enhance ment & depletion mode of Transstore
- Enhancement mode Mas Transistor:
- -* In enhancement mode, A polysilium gate 22 deposited on a layer of Ansulation over the pregron b/n _cource & drain * In enhancement mode device the channel 22 not established & the device 22 20 non-conducting condition

VD: VE = Uge=0

Il the gate 11. connected to a sustable the voltage with courses, then the plattic field is established the the gate and substrate gives the to a change inversion Augeon to substrate under the gate insulation and a conducting path or channel 16 formed blo source & drate

Gate (Vc) Cource (VD) · Drain YP Sub

-fig: NMOS Enhancement mode Transitor



-14



Threshold voltage (42): The minimum voltage applied bin gate & Louise to establish chancel.



the by appling the vittage blo gate and source. the channel is established buil no current flowing blo source & drain (Vds=0V) :

Case (11):



- Now consider the prevailing when cerrunt flood in the channel by applying a voltage vole the data & Source.
- Along the channel, a concepting Pedrops vole will be there. This results in voltage win gate & channel varying with distance along the channel with the voltage being a maximum vgs at the source and
- * exfective gate voltage Vg= Vg=-VL (no cullent flows when vgex Wt). -their will be voltage available. -to invalit the channel at the drain end solony as vgx-Vi≥Vdx.
 * the limiting condition comes when vdx= vgx-vt this all voltages vdx < vgx-Vt. -the device is in non-Saturation region of operation which is [Vdx < vgx-vt]



on Indrop = ugs-vt takes place the less than the whole length

- of the channel so that over the part of channel near-the drain, three is insufficient electric field available to give. rise to an inversion. layer to create the channel is called. "Pirchoff"
- A In this case, niffusion cuunt completes the path from some to drain. The channel to exhibit a high resistance & behaves as constant current source.
- This region is called as saturation. is characteressed by almost constant current for inscar in Vds, above Vde = Vge-Vt-
- To all the cases the channel will cease to exert & no current will flow when vgs<Vt.
- -* The typical value of enhancement mode devices VI = IV for VDD = 5V

(m) do general VE = 0.2Vpp

Devalction medermattranspitus Action !

P-Mos Enhancement mode Transistor:

Sounce 9 chain 111112 MA

- So p-type. The p-type. A g p-type.
- -* by the application of the voltage of suitable magnitude (>/VL1) b/n gate & source will rise to the formation of a channel (p-type) b/n house & drain & current may then flow, if the drain is roade the work to source. If In this case, current is caused by holes as applied to eit.
- * The phok Transiklork and inherently slower than NMOC since $H_{0} = 2.5 \text{ MP}$ $H_{0} = 650 \text{ cm}^2/\text{Vsec}$ $M_{P} = 240 \text{ cm}^2/\text{Vsec}$

Depletion mode Mos Transertor action:



 $(\overline{1})$

- N-Mos depletion mode Mos au built with p-type stillon substrates, p-Mos au built on N-type _substrates. In both cases they include a thro gate oxide framed b/n _source & drain regions."
- A conductive channel 9,5 deliberately formed below the gate oxide layer & 40 the source & chairs by using Ion-Replation Implantation. By Implanting the correct ion plainty in channel region during fabrication determines the polarity threshold voltage (i - 4 the N-channel transistor. or +4t the p-channel. Transister.
- A depletion mode devices are 17thle more difficult to manufacture € their characteristic harder to connol than enhancement. Types which do not require for implantation.
 In depletion mode devices the channel 9s established due to emplant, Even when Vgs=0 & to cause the ceau a -ve voltage Vid must be applied bin gate & source
 Vid < 0.8 VDD depending on the implant & substrate bias.
 - but Ameshold votage deffernt apart.

NI-mos fabrication :

Step1: processing is caused out on a thin worker withom a single crystal of silicon of sigh pusity to to which the required p-impusitive an introduced as the crystal is proop such waters are typically 75 to 150 nm to diameter & orymm thick and are dopped with boron to impusity concentration of 1015/cm3 to 1016/cm3. giving resibilitity in the approximate range 0.250 hm cm to 2 charcon.

1 Substrate

Steps: - A layer of stor, Typically yin threeners the group allows the surface of water to protect the surface, act as barrier to doports during processing & provide a generally insulating substrate. on to which other layers may be deposited & patterned.

Threaders on the (14m) n n n P n n n

steps: The surface in now cover d' with a photoresistence which is deposited on to the water &

S

- photo reerxi (m) photofilm

Stepu: The photo restat layer in then Enpoked to us light -through a mark which defines those legions in to which diffusion in to take place together with transister channels is. -those and Esposed to us radication are polymented (hardened), but that the areas required for diffusion are abreaded by the mark & limption unaffected.

In the it is it -> uv light

Step 5: There are subremently readily stoked away to gether with undelying _silicon dourde so that the bates _surface is exposed to window defined by mask.

A A A A

Step6: The remaining photoresest is removed & a thin layer of Soz is grown over the entire chip surface & then polysilium is deposited on top of this to from the gate knucture. The polysilium layer consists of heavily doped polysilium deposited by "chimical vapour deposition (CVD)". In the fabricities of fine pattern devices precise, combol of theorem, Impusity concentration & resistivity. is recessary.

Step 7: further photoresist coating and maring allows polysilion to be patterned & then the thin oxide 7% lemoved to expose areas in to which n-type impurities are to be differed to firm Source & drain. Diffusion 7% achieved by heating the wafer to a high temperature. & passing a gar containing desired n-type impurity (phosphonous) over the guiface. Note that the polysilicon which underlying this onede & thick oxide acts as marks dering diffusion. The process is called set aligning.

n+ diffueron (14m 1, 1, 1E A A ALLA A deep) $\land \Leftrightarrow$ $\land \land \land$, e,

Steps: Thill oride ((102) ?* grown bread again & ?* then massed with photoserist & etched. to Expose selected areas of the polysilium gate & source & drawn areas when connections (le contact with) are to be made.



Step 9: The whole chip then by metal (alumentium) deposited over the surface to a threenews typically of 14m. The metal layer 96 then marked & Etched to firm the Resubred Poterconnection depositeon is in the second of pattern metalization (alumentum 14m)

The process readues around the formation of depositions of patterning of 3 layers seperated by 502 moulation. The layer are difficion with in the subinate, polysilium on oxide. P-MOS fabrication: Step: X. N-type substrate should be required for p-Mos Transistor. X. N-type substrate has to be there should be a pt-type Imputities are introduce as a crystal. of pur silicors vafer surface with thickness of orymon & 715-150mm diamèter. when N-type materials are beated up to 1000 to 1500°C & then bubbles are formed

\searrow	4	4	4	У	4	\mathbf{v}	V	7
У	4	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	Y,	2	' Y	4	\cdot	У
\sim	Y	У	5	り、	1	15	1	14
\mathbf{V}	1	5	, `	1	4	\mathbf{v}	Y	5

In the from of steam thus n-type Imputties are Inseited in to pure silicon material.

Steps: In-this silicon drossele layer is coated above the surface with thincress of 14m this process is called oridation & this layer is called oridation byper (m). Insulator. This is used to protect the substrate from atmospheric conditions.



Steps: The oxidation layer is coated with this layer of photo result. This will be acts as mask of oxidation layer. this process is called photo lithography.

 $\xrightarrow{} \rightarrow \text{photo restst layer} \rightarrow \text{oxedation layer}$

O

stepy:

The photo resistive layer is exposed us light through a mase. which defines source & drain segions in to which diffusion is takes place. Through etching process so that to pro in to the surface. Mase th

Step 5: These away are subsequently setched away to gether with the underlying Sion so that the water is supposed in the window by mask. After projecting us rays strendors the areas to create 2 regions layer.

Step 6: The remaining photo resistor Ps removed & a thin layer of sion is grown over the entire chip surface & then polysiliuon is deposited on top of this to time the gate. The polysiliuon layer consists of heavily doped polysiliuon deposited by chemical vapour. Peposition (CVD). In this pattern devices precise control of thickness, Impurity concentrate

reastivety

is necessary.

patterned poly (1-2µm) on-thin oxide (Soo - 1000-A)

Stepas putther photo recrist and maring allows -the limdred. Polysilicon is to be patterned. & then this orade it to expose areas in to which p-type Imputies are to be ps achteved diffused to from drain & source. Diffusion water to a high temperature & parking heating the by a gas containing the desired p-type Impulity (cr : pour) over the surface. Note. that a the polysilium with undelying & thick oxide acts as mass during diffusion. thin oude. the process 9x self - aligning

44444

タクラウタクタククリクタクタ

YUUUUU DYUUUU

ソソシンシンシンシンシンシン

とうそう ひちちち ちちちちら

1, 1, 1, 1,

Steps: Thick (502) tride is grown over all again & then is masked with photoverist & stated to supple delected areas of polysilicon gate & drain & sources awar where connetions are to be made.



Step 9.' The whole chip then by metal (aluminianis) deposited over its surface to a thickness typically of thm this layer is then marked & etched to firm the required intercommettion pattern

Patterned metalization (alumensum (Km) CMos pabrication: .

- ** CMOS is a complementary metal onide semiconductor in which combines p-Mos and N-Mos Transistors. In a complementary way is. CMos technology uses both NMOS, B P. Mos Transistors. The transistors are arranged in a structure framed by two complementary networks.
 ** pull up network is complement of pulldown network.
 ** pull up transistor are connected in sevies (or) vice versa.
 ** porallel -> sevies -> parallel.
- + CMOS are fabricated in a various kinds of process - they are: 1> N-well process 37 Troin tub process. 27 p-well process
- * In these 3 process. Most of the Industries they are using N-well based cross fabrication process because they have bot of advantages.

Basic steps Broolved in N-well process:

step1>: SI substrate:

* All the Sc chips an Intercated through a sI subtrate * By adding p-type Impulities (in borrow is a -trivalent Impulity) to SI substrate by a process called doping. & It converts the SI substrate in to p-substrate.

(12)

NA AP A A A A Substrate. $\land \land \land \land \land \land \land \land \land$

Steps: audation:

oridation is a process of converting silicon in to silicon dioxide (S102). because silicon is a Insulator (is it does not conduct). Exposing the high purity oxygen & bydrogen at approx. 1000°C by heating. size is formed. & it is applied on the top of the surface to protect the substrate surface from External atmospheric conditions.

steps: photoresist:

photo restst is a light sensitive organic polymer softens when Exposed to light which is used to transfer the defined pattern \longrightarrow photorestst \longrightarrow sion

Masting Stepy : L & L & L L L & UV light min \land \land \land \land \wedge $\land \land \land \land \land$ $\land \land \land \land \land \land \land \land$

Masuing is the process of rundring unvanted and of side for n-well Implantation. & this process is called pholitihography. By Enposing it with us tight rays. when the us light is Expose to photoresist areau is softened & in Marked area is hardened because there is no exposue of us light to Side.

steps: etching :

photo resist are removed by treating the wafes with and or basic solution. Sion is selectively removed tom areas of wafer that are not covered by photoresist by using hydroflowic acid. Sion is easily reacts with hydroflowic acid there unwanted or Hand and is removed and a window is formed.

---- Sioz is lumoved by etching -) Sio2 \wedge \wedge \wedge $\land \land$ \wedge \wedge AAAAA

remove remaining philosestat layer by using minture of and



Step6; Primation of n-well:



n-well is trend by dopping n-type Imputities (is phosphnous pentavalent) with diffusion or ion Implantation. Diffuse n-type Impusity in window to tren n-well Ft-Is called child or local substrate - p-substrate is called Global substrate.

Step-7: removal of 1102:

remove remaining <u>sion</u> by using <u>Hydroflowic</u> acide. deposit thin <u>sion</u> layer & Deposit polysilicon for formation of Gate structure.

-> loi µm-thin Sioz)

1 1 1 1 1 1 1 -> us light (i) Steps. Malk ! -> photo restat -> polysilicon ^ ^ ^ Y Y Y Y Y \wedge A A 1444 $\land \land \land$ N N $^{\wedge}_{\wedge} ^{\wedge} \mathbb{O}_{\sim} ^{\wedge}$ x 人人 \wedge (Photorestal layer -+ uv light -+ Making) are -formed applied -for the formation of MMOS & PMOS. Step 9; Ectaring of photo resist layer and remaining polysilicon E-Inin sion layer & cover the surface with sion layer. In order to from not regione (source & draza). Paris 1 ^ 'y@'y stepio: photo restsi layer + Masking + un right exposion to from nt regione. 1 1 1 1 1 1 1 1 1 uv light J. YYOYVAN \wedge Y Y

Steph: Etch the marked regions & diffue n-type Empurities



Step1): lemove limaening Sion layer. To firm pt legions tollow Same Psion tayers + photo resister + Masking + un light exposing. Send p-type Impurety gas through windows by heating P-substrate at high -temperature. then pt regions are firmed



Step 14?

A A PT BY $\land \land$ $^{(P)}$ \wedge \wedge 入 \wedge

After Etch the metal give connections this is newell process.

2) P-well process:

step1: si substrate:

By dopping n-type Empurities (phosphorous Empurity) to SI substrate So SI substrate converted PD to N-Substrate.

$$1/1/1/1/1/1/1/2$$

 $1/1/1/1/1/2$ Substrate.
 $1/1/1/1/1/1/2$

Steps: oxidation:

Exposing of high putity onugen & hydrogen at 1000'e by heating Sion is formed. & it is deposited on the top of the Surface to protect the substrate from External atmospheric conditions.

$$\frac{1}{1} + \frac{1}{1} + \frac{1}$$

steps: photoresist layer is deposited on the top of sign which is used to transfer the destred pattern.

stepy Massing:

$$\begin{array}{c} & & \\$$

Mastering is a process of Lemouring unwanted area of sign to tom procell & then us light is expose to photomerist layer & the marked area is softened & remaining photomerist oneas are softened

Steps: Etching: The Maired area is removed by adding hydroflowic acid. so siz is reacts with tydroflowic acid & a coindow is formed. & the remaining photorerect ducas removed by treating the worfer with acid or base solution.

$$\frac{1}{1} \frac{1}{1} \frac{1}$$

16

2		
444	N P Well N A	4 4
Mr. My	1 11	44
Y 4 42	10 17 17 17	44

p-well is formed by doping p-type Impuities (boom) with diffueron or ron implatation process. to form p-well it is called child or local substrate. n-substrate is called Global or parent substrate.

Step7: Lemove Remaining side layer using Hydrofloure and Deposit thin side layer, & Deposit polysilicon layer for-formation of Gate structure.

 $\frac{1}{1} \frac{1}{1} \frac{1}$

steps: (photoresist layer + un light + Marking) for gates of NMOSE prios

J, Ight Mark poly silicon munutununununununu-V 2 On 4444 5 インシン 4 Step9; Etching of photoresist layer and remaining polysili con B thin siz layer is used . In order to tim pt legions structure. (source & drain) & gate . anit. TILL 44 4.44 $\gamma \rightarrow \gamma$ (D), γ \mathbf{Y} Stepio: photo resist layer + Masking + uv light exposion to thm P+ regions. J J. L L L L UV light Mark J, -) photo-rearst (ک) ۱ Step11: Etch & diffue Regions the masked p-type Imputties 6

Step!? . Remove Remaining Sion layer to from not regione follow same [Sion layer + photo restst + Massing + uv light exposing] & pass notype Impulity gas -through window by heating notype substrate at high -temperature then not legions are formed.

(17)



step 13' cover the whole chep with -thick stop layer for contact cuts (sion + photoresist tayes + Masking -+ uv light exposing) contact tholes: 1 1 to from Le Ly Ly Ly mannin nn 10 12 M(n) (N) 9 TIP Step14: OIP Sab After Etching the metal it gives connections. - this is () P well process 21 CHOS

-Advantages of n-well process over p-well process: * n-well cross are superior to p-well because of lower substrate bias effects on Transistor threshold voltage. * lower parasitic capacitances associated with source & drain legion * lower problems can be considerably reduced by using a low resistivity epitasial p-type substrate. * -However n-well process degrades the performance of poorly performing p-type transistor. 3> twoin tub process(for) twoin well technology :

(18)

- Fabrication of CMUS wing Twin tub process or twin well self aligned process: silicide material
- Is have and pros pabrication process is having some Issues are 1> Mutual coupling for 2> cross take. The reason is on p-type substrate to from N-well to have p-Mac
 - 2) Latchup of Mos. it generates the Essure regarding speed of operation of CMDS.
- -* to avoid (m) to reduce the 985000 we use thoir tube fabrication process
- to In twin tube process they will be two different wells N-well & p-well. In N-well pMos fabrication is done & In p-well there will be NM& fabrication.

- It by using N-type _substrate -the rearctivity of substrate - Should be higher. - Higher the resistivity lesser - the current -through substrate. & It

Can be done by less dopped N-type material.

Steps:

Steps:

nt-Epitanital layer Y 1, Y Y D Y Y Y Y Y Y

on N-type substrate use grow Epitanual layer of n+type material with higher concernation of doping to N-type substrate. that is having less restratance componed to N-substrate.

-> sio2 layer nt Epitanial layer YNN YN YNY YNY 1 4 4 4 B 4 4 4 4 4

Steps: two windows au maining Sion layer is stored using -tramed, one transvell & another trap-well. Sioz layer. nt Epitoxial layer 1111 m Y 4 X, is covered by photorexist mask. then Step6: 1st window concentration Impuilties diffused to thron p-well. with high doping nt diffusione Pt diffusion Photoresist Mass. D-well P-weu n+ Epitonial Layer ·, ·, ·, ·, ·/m 1, 1, 4 1 The n-type Impustice diffused to from n-well disperson by covering 2nd window with photoreeist marb. stept: * Grow thin stor layer by thermal oridation tragate -terminal. (CVD) Erroro polysilicon layer - In photo littlegraphy & pattern making. con be done. J J. UN rays Marz photoren Alayer -> polysilium layer M = M> thin stop layer n-well p-wey nt epitasial layer `,``,``,``@ 1 1 1 by stehing process. - too gate are placed to p-well & -terminali well region . the the Implantation of Source & drain regions the

19)
and p-type Imputities diffused into N-Well



steps:

the purpose of interconnecting the terminale the metalization will take place through a mark window. to from contact cuts. After this. a proper shapping of made device may takes place Gate of input , Gate Vs 9 output prais 1111 prain Sub Sub n- well ' p-well nt epitazial layer 1, 4 1 1, 1 (n)

BICMOS process:

BICMOS is a Bipolar CMOS having one N-MOS & one p-MOS & one NpN BJT, The driving Capability of MOS Transportor Palere because of limited current coursing & since ng capabilities of Transportors. To drive large capacitive loads Bicmos technology to wed. - AS -this -technology combines of both bipolar & cross transport in _10 gle & c. - to achieve VLCJ clots with speed power density petromore. Stepl' SI substrate is converted into p-substrate by lightly doping concentration p-type Impueties to SI substrate

A A A A A P-substrate

Step2. Ovidation:

P-type Substrate is covered with ouide layer (sion). by adding high purity of oxygen & hydrogen to Si to firm sion.

steps:

A A A A A A

-) sion layer.

step 4: The (photoreerst + stor + Maching + Etching) is done to tromotodo The artimory (r) silie are diffined in to p-substrate to from nt buried layer. by beamly dopped notype Impulses.

A (nt buried layer P ^ A AL A

Sleps: p-type epitary layer 12 grown on the entire substance of -miconcer 4 11m by wing Simplantation at temp of 350°-400°c



The Entire surface 1, covered by Sin Layer, photolignophy, Marking, Elching will be done two windows are opened through the oxide layer.

dept: -Through the two windows n-type implivities are diffused to thom n-wells.



stept: again (sio, layer + photoreasist layer + Masterng + av ligh Exposure) can be done to thrm n-Mas, pMas and NpN BJT. the three windows are three difference if i i i i i i i i i v raye are three i i i i i i i i i i i i i i i v raye photomonical N-well N-well N-well collector P. Epitanial layee NT burned layee



steps:

N-Well N-well collectro. P Epitoxy layer N+ buried layer Substrate

The Entrie Surface is covered with thin size polysilium are patterned to trim the gate Terminale of NIMOS and PMOS (_siz+ photomerist layer + Marosng+ ething)

Step 9 ?



Through 3rd window the p-imputter au moderately doped to firm the base terminal of BJT n-well actu like collection Terminal. step 10:

NO Scouter pt bose N-Well collector P-Epitany Layee Nt buried layer p-_Substrate N n-type impunities are heavily doped to from 1) Source & drain legion of NIMOS 2> Emitter terminal of by BJT 3> N-Well collector rugion for contact pupose then entire subjace is correct with thick size layer t P+ diffueron Lugions. (Sioz layer + photorerist + Mark+ etching + Meta N Mas contact cuits.) 1s done -10 N PN BJT pG pB Cy Nt Emitter N-Wey piber N-Well collector P. Epitanial layer NY buried layer P-Substrater

pos - 1 - un

Sec. 1



Silion on Insulator (SOI) process:

Substrate in semiconductor manufacturing specially Million Electronics to reduce parasitic capacitance in denices there by Emproving the performance.

- -* The choice of Insulator depende on application they are two -types of Insulators. i>-1/203 (sapphere) i> sib2
 - 1) silicon on sapphire. Insulator (or) (soc): In this technology a thro layer of silicon re trend on the sapphire surface. The thin layer of silicon is selectively doped to define different threshold voltages. Transistors. -A frate onide is grown on top of this layer. above this

gate oxide it is correct with polysilium gates. The p-Mos and N-Mas Transistors are through by Som Implantation.

-* -M203 layer (m) sapphire layer is used for high performance of devices or radio sensitive applications.



By using siz Insulator: -A silison substrate is used and a burnied oxide is gracon on top of silison substrate.

Silicon Burried Silium dioude (BOX) Si

* sie layer is med for reducing the short channel effects in micro electronic devices. Then are two types of soit process which are is pury depleted soit 2> partiary depleted soit > furry depleted sor:

nt

In fully depleted Sof the body is thinner than the channel depletion with so the body change is -fixed & body voltage. doesn't change. It is a process which is Very difficult to manufacture because of this body -A depletion legion is empty (or) free of caucere 9n the body behind The gate (or) below the gate form. P gale Sounce J.) broin

07

(23)

Burred _cio, Sĩ

2> partially depleted SOJ:

the body is In partially depleted sol than the thicker channel depletion width, the voltage can vauy depende on how much charge is presented. this varying body voltage the threehold voltage voltage (Vt). in changes Source Gale pain a margaret Same and the second Р NT NT floating Insulator Sio body. S Substrate. A STATE OF

-Advantagee :

- -* 1000 parasitic capacitances due to isdation from the bulk silicon which lowers dynamic power consumptions -* Latch up due to the complete isolation of n& p well Substrates.
- * the Inrechold Valiations are emaller. * Higher performance of equivalent Upp it can also conce at low Upp.
- * reduce temperature due to dopping.

dif advantages:

* The PDSDI suffere from body effects. * The prevince of paraertic bipolar Transistor should be "In eff. It is known as pass gate learage. * Self beating (a best thermal Insulating layer).

Mass Transistor switcher (m) Mos Transistor as a switch:

-All the Microprocessors (m) chips are build up of millions & Trillions of Transistors. & it is called as MOSFET. (Metal onide Semiconductor field effect Transistor). Mas ach at switch (Digital Switch) has to be operated by either logic 1 (m) logic 'o'.

-* -the digital switch can be designed by using Mos Transister. * If the Majority caused are ets then it is called NMos * If the Majority caused are hole's then Transister is called pMos

(i)
$$V_{G}:o (m) V_{G}:o v / logic 'v' - then NMMes acts as open switch of the closed switch$$

+ CMDE IS a combination of pMos & NMos In a complementary way & it has good logic level, has strong '0'. & strong '1'. + In imas the cut 12 divided in to two parts.

> 17 pull up n/w a> It is constructed using p-Max only. 27 pull down n/w -> It is constructed using N-Mas only



CMDS

Mix Transistic connected in parallel



A If pMas Transistory are connected to parallel then the chills called NAND Gate (output = A.B)





25

* 24 NMOS Transistors are connected to levies then the cot is NAND Gate.

Here were and the second se

and the second of the second second

and a series and a series of the

working of polar Transtator Restators:

- -* when -le VGS < V4h. -llen it is in cut-off mode, it means -lhat Mosper is acting as a open load with Infinite restatorce.
- -* when you slowly increase the gate voltage, the MOSFET clowly starts conducting by entering the linear legion, when it starts developing voltage across it which we called as NDS. In this region, the MOSFET acts as resistance of finite value
- * Now when the MosfET Enters the saturation legion, the resistance of the MosfET is the least & is equal to the Rom resistor (RDS ON) of the MosfET



Writing polar transistor capacitors

An Mos capaetter is made of a semiconductor body or Substrate, an insulator film, such as sion & a metal Electrode called a gate.



* The structure looks like a parallel plate capacitor where one of the plates is the semiconductor & the other is the gate metalization. the insulator blo the parallel plates is the oxide.

-* -the panallel plate capacith consists of +0 -2 -two panallel metallice plates of area -Area - Area - Ar 2> Junction capaciture:

-* It is formed when p-njunction diode is reverse biard. * This can be formed using base - Emitter & base collector junctions of an non structure in bipolar Ic's. -this junction must be Maintained in reverse bias to provide desired capacitance is capacitance depends on Reverse voltage

-* base emitter jurction provider 1000pf/mm² high capacitance per unit with low break down voltage (~5V) -* base - collector jurction provider ~ 100pf/mm² with high break down voltage (~40V).

Diffued resisting :

* it is frimed during Emitter or base diffusion of npn bipdar procese.

* p⁺base diffusion will provide moderate sheet resistivity ef 100-200 en has resistance ef 50-lokue range.

* n'Emitter diffusion will provide low sheet resistivity of 2-10-2m has resistance of 1-100-2 lange.



the channel and the rate at which it moves the currents can be computed.

thus

$$Ids = -Isd \in Charge Anduced in channel (Qe) \rightarrow (1)$$

 $Ids = charge Induced in the channel (Qc)$

$$TSd =$$
 length of channel (L) \rightarrow (2)
velocity (V)

whee

where

$$\begin{array}{c} \text{Electric} \quad -\text{field} \quad \text{Eds} = \underbrace{Vds} \longrightarrow (4) \\ \mu L \end{array}$$

Substitule Eq. (4) in Eq. (3) we get.
velocity
$$V = \mu \cdot \underbrace{V_{de}}_{L^{1}} \rightarrow (5)$$

$$\Upsilon_{Sd} = \frac{k}{\mu \cdot \frac{Vds}{k}} = \frac{1}{\mu \cdot \frac{Vds}{k}}$$

$$\Upsilon_{Sd} = \frac{k^2}{\mu \cdot \frac{Vds}{k}} \xrightarrow{(6)}$$

Non saturated region:

- -1/2 change Induced in channel is owed to the difference in voltage among gate and channel. Vgs because of the It drop In the channel. the voltage along the length of the channel varies linearly with distance.
- * In Non saturated region of device, the average value along -the channel is Vds & the Effective gate voltage.
 - Vds= Vgs-Vt = Veff 1110 where $V_{L} = -threshold$ voltage. The charge per unit area. = Eg Eins Eo -thus induced change $Q_C = Eg Einx EQ WL \rightarrow (7)$. Eq = Average Eletric field from gate to channel. Erns = Relative permitivity of Insulation by gate & channel. = 4.0fr sio2
 - En: premitivity of free space. = 8.85 × 10-14 cm-1

NOW

allow as have in

$$Eq = \left((Vq_sVt) - \frac{Vd_s}{2} \right) \longrightarrow (8) \quad \forall ett - \forall d$$

where D= oxide -thickness.

Substitute Eq (8) in Eq (7) we get. $Q_{c} = \underbrace{\mathcal{E}_{to} \mathcal{E}_{0} \ \omega L}_{D} \left(\underbrace{(Vqs-Vt) - Vds}_{-2} \right) \rightarrow$

Substitute Eq (9) & Eq (6) 90 Ids.

$$\frac{ds = \frac{E ins E_0 W V}{D} \left[(Vqs - Vt) - \frac{Vds}{2} \right]}{\frac{d^2}{H V ds}}$$

$$\frac{\partial ds}{\partial t} = \frac{\epsilon \cos \epsilon_0}{D} + \frac{\omega}{L} \left(\frac{v_{ds}(v_{qs} - v_{ds})}{L} - \frac{v_{ds}^2}{L} \right)$$

$$dds = k \cdot \frac{W}{L} \left(Vqs - Vt \right) Vds - Vds - \frac{Vds}{2} \rightarrow (10)$$

where k= Einseo µ.

Non saturated region Vds $\langle Vgs - Vt \rangle$ $\beta = k \cdot \frac{\omega}{2}$ $\Im ds = \beta \left[(Vgs - Vt) Vds - \frac{V^2 ds}{2} \right] \longrightarrow (1)$

If is possible to model the gate as parallel plate capacitive with capacitance proportional area over thickness. if the length and width of the gate are Land to with an oxide thickness 'D'. The gate to channel capacitance is $Cg = \frac{\text{Eins } \mathcal{E}_0 \text{ WL}}{D} \longrightarrow (12)$

we also have. $C_{\mu} = \frac{k \cdot W \lambda}{\mu}$ $k = C_{\mu} = \frac{k \cdot W \lambda}{\mu}$ $k = C_{\mu} = \frac{k \cdot W \lambda}{\mu}$ Substitute above value k' To ego

Some-times, it is convinient to use gate capacitance per unit area then cg, it is given as

Now Eq (13) can be written as

Saturated legion:
Fin Vds > Vd (sat) = Vgs-Vt
Substitute Vds = Vd (sat) in Eq (0)
Ids = K. W (Vgs-Vt) Vd(sat) -
$$\frac{V_d^2(sat)}{2}$$

Ids = k. W (Vgs-Vt) (Vgs-Vt). - (Vgs-Vt)
= K. W (2(Vgs-Vt)^2 - (Vgs-Vt)^2)
2

(29)

$$\begin{split} & \operatorname{Fds} = k \cdot \frac{W}{2} \left(\frac{(vq_{s} - vt)^{2}}{2} \right) \\ & \operatorname{Fds} = \frac{\beta}{2} \left((vq_{s} - vt)^{2} \right) \\ & \operatorname{Fds} = \frac{\beta}{2} \left((vq_{s} - vt)^{2} - \frac{\beta}{2} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ & \operatorname{Fds} = \frac{\beta}{2k^{2}} \left((vq_{s} - vt)^{2} - \frac{\beta}{2k^{2}} \right) \\ &$$

+

PY

īij

4

cohen Vgs>Vt. Parameteur of -threshold voltage in Mosfer:

-then are 4 physical parameters which effects the threshold Voltage of Mas structure.

- It the gate voltage component to affect the depletion lyion charge is when applied gate voltage. The holes of pcuberrate will move from surface to deeper inside of material when its movies holes troom cit generates (no trims fons. & because of some there will be generation of voltage called affect voltage.
- *. The voltage component to effect the fixed charger in the gate. oxide & in the silicon oxide Interface. A when in the fabrication of MOSPET at that time due to Imperfection in lattice structure there is some fixed charger that is generating some potential.

(20)



(81

1) determine the timeshold voltage vito under zero brar at noom temp 1300k). Note that Eax brizes = 3.97E0 Est= 11.7E0

Sol:
$$V = \phi = 2\phi = 2\phi = \frac{QBO}{COX} - \frac{QOX}{COX}$$

$$\frac{chaige density}{Q_{BO}} = \sqrt{2 \times 1.6 \times 10^{-19} \times 2 \times 10^{15} \times 11.7 \times 8.854}}{\times 10^{-14} \times 2 \times 0.305}$$

$$= -2.0143 \times 10^{-8} c/cm^{2}$$

$$Cox = \frac{Eox}{-tox} = \frac{3.97 \times E_{O}}{200 \times 10^{-8}} = \frac{3.97 \times 8.854 \times 10^{-14}}{200 \times 10^{-8}}$$

$$V_{T0} = 0.85 + 2x0.30367 + 2.0143 \times 10^{-8} - \frac{1.6 \times 10^{-9} \times 2 \times 10^{11}}{1.757 \times 10^{-7}}$$

= -0.85+0.607 +0.114+0.182

VTo = -0.306 volts.

- 27 Determine the type (p-type r n-type) and amount of channel Simplant (Ni/cm2) required to change the threshold voltage. to 0.8V.
- Sol: In this substrate weadd Imputtes of NA (p-type) which we need to Implant.

$$\Delta V = 0.8 - VT0 = \frac{9}{100} = .0.8 + 0.306 = 1.106$$

$$N_{i}^{i} = \underbrace{\frac{8}{2}}_{V} \times cox}_{Q} = \frac{1 \cdot 106 \times 1.757 \times 10^{-7}}{1 \cdot 6 \times 10^{-19}} = \frac{1 \cdot 21 \times 10^{12}}{cm^{2}}$$

Body effect :

Generally Moc transister is treated as three terminal device. But the body of the transistry. is also an implicit terminal which helps to understand the characteristic of the transister. considering the body of the Mos transister as a The potential diffeurce -terminal is known as the body effect. between the source & body (VSB) affects the threshold voltage. of transistr. PG NOS>VTO 95 - 0 SUSB=0 V-11+ VSB>D VTHU aman 0000 n^+ nt P-substrate

B B VBS >0

$$V_{TH} = \Psi_S + \frac{1}{\cos 2\varepsilon s; \Psi NA} |\Psi_S|$$

for NMes transistor the surface potential is the. & pros surface potential we so the 14s) is defined.

- -* Basically the body and source potential are zero Initially. VS=0, VB=0 and it is not always connected to source.
- + Assume VGS= +ve Valtage 30 -ve immobile charges are created across the substrate & have some free electrons when VB=0 vor grounded then all the conte-that is done to invest the channel is done by gate is called threshold voltage.
- A AND AND ARE & MORE (MAR AND). MILLE IN MORE AND .

 $V_{TH} = V_{THD} + \gamma \left(\sqrt{14s + V_{SB}} - \sqrt{14s} \right)$

Vitto = Timeshold voltage bit USB=0 V.

Y ¥= Empirical body effect coefficient. >0 fr NMes √V.

AND REPAIRED REPAIR

an access antherappene and comments of

M10 S

when $T_{Sd} = \varepsilon \varepsilon \varepsilon \varepsilon \tau \sigma + \tau \sigma n sit - time by source <math>\varepsilon drato$ Now the change $\tau n - tre output current <math>\tau s$ $SIds = SQ_{c} \rightarrow \varepsilon$ T_{Sd} Now $T_{Sd} = \frac{k^{2}}{\mu V_{d,S}} \rightarrow \varepsilon$ substitute T_{Sd} ε $r \varepsilon sq(\varepsilon)$ we get $SIds = SQ_{c}$ $\frac{k^{2}}{\mu V_{d,S}}$ $SIds = SQ_{c}$ $\frac{k^{2}}{\mu V_{d,S}} \rightarrow \varepsilon$ But change in the change $\delta Q_c = Cq \delta Vq s \rightarrow (5)$ Substitute EQ (5) in EQ (4) we get

It saturation legion,
$$V_{US} = V_{QS} - V_E \rightarrow \widehat{7}$$

Substitute $Eq(\widehat{7})$ in $eq(\widehat{6})$
 $qm = \frac{\mu}{Q} \frac{q(v_{QS} - v_E)}{L^2} \rightarrow \widehat{8}$
 $w \cdot k \cdot T$ $cq = \underbrace{E_0 Eins WL}_{D} \rightarrow \widehat{9}$
Substitute $eq(\widehat{9})$ in $Eq(\widehat{8})$ we get.
 $qm = \underbrace{\mu}_{E_0 Eins}_{D} \frac{W}{L}$ ($vq_{S} - v_E$)
 $qm = \underbrace{\mu}_{D} \frac{E_0 Eins}{L} (vq_{S} - v_E)$
 $qm = \frac{\mu}{D} \underbrace{E_0 Eins}_{L} \frac{W}{L} (vq_{S} - v_E)$
 $qm = \frac{\mu}{D} \underbrace{E_0 Eins}_{L} \frac{W}{L} (vq_{S} - v_E)$
 $qm = \frac{\mu}{D} \underbrace{E_0 Eins}_{L} \frac{W}{L} (vq_{S} - v_E)$
 $qm = B(vq_{S} - v_E)$

It is possible to increase the transconductionce gos of Mos Transistor by measuring the width, but in this process to increase the ilp capacitance as well as area occupied of the Mos. A reduction in channel length to increase transconductance (gm) up to the short channel effect Ps "involved when the increasing effective gate voltage to provide the better transconductance (grn). Mos transister output conductance (gas): the atput conductance gds TS expressed as $gds = \frac{SIds}{SWgs} = \lambda \cdot Ids \, \alpha(\frac{1}{L^2})$ -Here the strong dependence on the channel length $\lambda \propto (\frac{1}{2})$ and Ids * (1) for mos device. It is defined as ratio of change in output warrent to the change in input voltages. figure of Merit (Wo) :-The indication of the frequency response may be obtained from the pavameter wo where. $W_0 = \frac{g_m}{c_g} \longrightarrow (1)$ the figure of merit is defined as the ratio of transconductance to the gate capacitonce.

With T
$$gm = \frac{\mu eoeins}{D} \frac{w}{L} (vgs-vt)$$

 $Gg = \frac{Eoeins wL}{D}$
Substituting these values $gm \notin cg$ in eq () we get
 $Wo = \frac{\mu eoeins}{D} \cdot \frac{w}{L} (vgs-vt)$
 $\frac{Eo Eins wL}{D}$

at saturation Region Vds= Vgs-Vt → ③ substitute eq ③ in eq ④ we get

$$W_0 = \frac{\mu}{L^2} V_{ds}$$

W.F.J

$$W_0 = \frac{1}{7^2 sd}$$

Pass transistr:

* pass transister is used to reduce the power consumption in Atatic (Mos logic. PTL which is used to reduce the no. of transisters dequired to implement logic gates. * it is a series of transister connected to denote a logic $X = -A \cdot B \cdot C$.

-* when the transistor are connected to denote or logic

Frample:
Fr N-Mas pais transistiv logic.

$$V D > Vt$$
. Transistiv rs 'ON' $VDD = 45V$
 $ii)$ P
 $iii)$ $VD > Vgs - vt$; $Vs = vD$
 $iii)$ $VD > Vgs - vt$; $Vs = vgs - vt$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $VT = 1V$
 $VD = 5V$, $Vg = 5V$, $Vg = 5V$, $Vg = 5V$
 $VD = 5V$, $Vg = 5V$, $Vg = 5V$, $Vg = 5V$, $Vg = 5V$
 $VD > Vg = Vt$, $Vs = 5V = 100$
 $VD = 4V$, $Vg = 5V = 100$
 $Vg = Vg = 4V$, $VT = 1V$
 $Vg = VD = 4V$, $VT = 1V$
 $Vg = VD = 4V$, $VT = 1V$
 $VQ = VT = 4V$.
 $VQ = VD = 4V$, $VT = 1V$.
 $VQ = VD = 4V$, $VT = 1V$.
 $VQ = VD = 4V$.

VR=4V = VS - 5V-1V



- NMOS Inverter:
 - * A Basic lequirement for producing a complete large of logic circuit. in the inverter . This is needed for restring logic level for Narko and NOR gates and for sequential aswell as memory circuits. of various from the basis bias inverter cut.
 - and to get output.



- + In fig: (a) shows-the NMOS Inveiter cet with resistive load. The Enhancement Mode NMOS Source is connected to ground and the load is connected to chain and the drain is connected to the supply (+ND) -through some load resistor (RL). The output is taken from chain & the ilp is applied blo gate & ground.
- * In this the resister is bulky in size instead of that we can use depletion mode NNOS which is connected to power supply VDP. so that the chamel is ON Porever acts as a suistive Nétonic in NMOS Inveiter. as shown in figure (b). and because in figure. The resisters are not convientently producing on the silicon substrate. event modest values are occupies entensively large àreas. Inverter to solve the problem depletion mode transister is used as load in fig(b).
- In this depletion mode transistor Vgs=OV-vio & it acts as pull up transistor and Enhancement mode transistor Vin=Vgs>Vt & it acts as pull down transistor so-that it is in ON state.

N-Mos Inverter Transfer characteux-tru:

The transfer characteristic is drawn by taking Vals on N-axis & Ids on 4-axis for both Enhancement and depletion mode transistors. to obtain the Invertes transfer characteristics. In Ugs-ov for depletion mode. and the graph shows there that manumern violtage across the Enhancement mode device corresponds to minimum voltage across the depletion mode transistor.

1

(36)

Vin = Ugs > Ut -then current begins to -flow. The output * ae Voltage vout decreases & subsecuntly proreau on V m will came. pull down transistiv to comeout of saturation ligion to restative legion. vout(v) Jds(mo) vgs=(dep)=0 Vg((Enh)= 0.8 VAD VAD 195(Enh)=0.5000 decreasing 2 pu Vgslenh)= 0.4VDD 1.01 Torreasing vgs (Enh)= 0.3 Vop VOP Vds(Enh) VIDD 0 O. SVA) 200 10.5VpD Vinty -transfel Vas (Enh) = VDD-Vas (dep) = OV NMOS Inveiter chanacteristics Vgs (enh) = Vin transition the slope of transfer characteristics during the gain determines the Gain = Svout Svio the point al which Vout = Vin = 0.5VDD = Vinv it is denoted as Inverter Voltage.

1

(27)

driven forn the output of another similar NMOS Inverter. consider the depletion mode transister for which Vgs: OV under the all conditions and further assumed that in order to cascade Inverters conthout degradation of levels we are aiming to meet the requirement Vin = Vout = Vinverter (Inverter voltage).



For squal margins around the Inverter threshold use set Win=0.5VDD at this point both transistors are in saturations legion. then

$$8ds = K \cdot \frac{W}{L} \left(\frac{Vgs - Vt}{2}\right)^2$$

In the depletion mode of pullup N-Mas transistor

$$Jds = \frac{K}{2pv} \frac{(v-v_t)^2}{2} \left[\frac{1}{2} v_{qs=vv} \right]$$

$$Jds = \frac{K}{2pv} \left[\frac{-v_{td}}{2} \right]^2$$
Enhancement mode of pulldown N-Mas Transister $f_{A,C} = R \cdot \frac{W_{PA}}{U_{PA}} \left(\frac{VI_{OV} - V_{T}}{2}\right)^{2}$

Where upper, when , Lpu, Lpd are the widths & the lengths of pullup & pull down -transisting respectivity. by squating above -two equations because of the currents are equal.

$$\frac{1}{1} \left(\frac{1}{1} \left(\frac{1}{1} \frac{1}{1} \left(\frac{1}{1} \frac{1}{1} \frac{1}{1} \right)^2 - \frac{1}{1} \left(\frac{1}{1} \frac{1}{1} \frac{1}{1} \right)^2 - \frac{1}{1} \left(\frac{1}{1} \frac{1}{1}$$

$$\frac{1}{zpd} (Vinv - Vt)^2 = \frac{1}{zpv} (-Vtd)^2$$

$$(VInV-VL)^{2} = \frac{Zpd}{Zpu} (-VLd)^{2}$$
$$= \frac{1}{Zpu} (-VLd)^{2}$$
$$= \frac{1}{Zpu}$$

$$(Vinv-vt) = -Vtd$$

$$\sqrt{\frac{zpv}{zpd}}$$

$$Vinv = V_{1} - V_{td}$$

$$\sqrt{\frac{2pv}{2pd}}$$

$$-typical value \quad V_{1} = 0.2 VDD$$

$$V_{td} = -0.6 VDD$$

$$Vinv = 0.5 VDD$$



Determination of pullup to pulldown ratio (Zpu/zpd) for one Inverter driven by another N-Mas inverter through one or more pass transistors:

* ionsider the annangement in which the input to inverter 2 nomes from the olp of inverter 1 but passes through one or more pars transisting used as switches in server. we connected the pars transisting in server twill degrade the logic-1 level in to Inverter 2 so that the output will not be a proper logic of level.

-* the cet condition at point 'A' are connected to 'ov' ['logic 'o'] at point 'B' its VOD [logic '1'] but the Voltage in to inverter 2 at point 'c' is reduced from VDD by threshold Voltage (VDD-Vtg] of the pass transistiv. We consider this

(38)



consider the Inverter 1 with the TIP is equals to Vop. If the TIP is at Upp then the pull down transistin To is conducting but with low voltage across it therefore it is indicated as a resistive region. represented by R_1 . the pull up transistor T_1 in saturation and represented as current source.



$$R_{j} = \frac{Vds_{1}}{Ids} = \frac{1}{k} \cdot \frac{Lpd_{j}}{Npd_{j}} \left[\frac{1}{(Vpp-VL) - \frac{Vds_{j}}{2}} \right]$$

Fri depletion mode pull-up Transistary.

$$\begin{aligned} \mathcal{I}_{ds_{1}} &= \mathcal{I}_{1} = K \cdot \frac{w_{pu_{1}}}{\lambda_{pu_{1}}} \left(\frac{(v_{qs} - v_{td})^{2}}{2} \right) ; v_{qs} = 0 \\ \mathcal{I}_{1} &= K \cdot \frac{w_{pu_{1}}}{\lambda_{pu_{1}}} \left(\left(-\frac{v_{td}}{2} \right)^{2} \right) \end{aligned}$$

N.K. T Vout 1 = II. RI

$$V_{\text{out}_{1}} = K \cdot \frac{W_{\text{po}_{1}}}{\lambda p_{\text{po}_{1}}} \left(\frac{(-V_{\text{td}})^{2}}{2} \right) \cdot \frac{1}{K} \cdot \frac{\lambda p_{\text{d}_{1}}}{W_{\text{pd}_{1}}} \left(\frac{1}{V_{\text{pd}_{2}}} \right)$$

$$2\int V_{dS_1} \, 1s \, small + then \, \frac{V_{dS_1}}{2} \, is \, Very \, small, so we can neglect$$

 $V_{OUT_1} = ZPd_1 \left(\frac{1}{VDD-VT} \right) \cdot \frac{1}{ZPU_1} \left(\frac{(-V_{Ld})^2}{2} \right)$

100

$$V_{DUT_1} = \frac{z_{Pd_1}}{z_{PU_1}} \left(\frac{(-v_{td})^2}{v_{PD} - v_t} \right)^{\frac{1}{2}} \frac{1}{2}$$

For Enhancement mode of pulldown Transistors with input VDD-Vtp in figure (b). $R_2 = \frac{1}{K} \cdot \frac{Lpd_2}{Npd_2} \left(\frac{1}{VDD-Vtp-Vt} \right)$

Fir depletion mode pull-up transisters

$$2ds_2 = I_2 = K \cdot \frac{Wpv_2}{Lpv_2} \left(\frac{f \cdot Vt_d}{2}\right)^2$$

 $Vout_2 = f_2 \cdot R_2$

(39)

$$Vout = \frac{1}{2} \cdot \frac{wpv_2}{2pv_2} \left(\frac{-v_{td}}{2} \cdot \frac{1}{k} \cdot \frac{2pd_2}{wpd_2} \left(\frac{1}{vpp-v_{tp}-v_t} \right) \right)$$
$$= \frac{1}{2pv_2} \left(\frac{-v_{td}}{2} \cdot \frac{2pd_2}{2} \cdot \frac{1}{vpp-v_{tp}-v_t} \right)$$
$$= \frac{2pd_2}{2pv_2} \left(\frac{(-v_{td})^2}{vpp-v_{tp}-v_t} \right) \frac{4p}{v_2}$$

 $\frac{\nabla Vout_{1} = Vout_{2}}{\int_{1}^{2} R_{1} = \int_{2}^{2} R_{2}}$ $\frac{Z P d_{1}}{Z P v_{1}} \left(\frac{(-ytd)^{2}}{v D v - v t p} \right) \frac{y'_{2}}{z} = \frac{Z P d_{2}}{Z P v_{2}} \left(\frac{(-v + d)^{2}}{v D v - v t p - v t} \right) \frac{y'_{2}}{v + v t}$ $\frac{Z P d_{1}}{Z P v_{1}} \left(\frac{1}{v p p - v t} \right) = \frac{Z P d_{2}}{Z P v_{2}} \left(\frac{1}{v p p - v t} \right)$ $Z P d_{1} = \frac{Z P d_{2}}{Z P v_{2}} \left(\frac{1}{v p p - v t} \right)$

-typical values of Vt = 0.2VDD, Vtp = 0.3VDD

$$\frac{z p v_2}{z p d_2} = \frac{z p v_1}{z p d_1} \left(\frac{v_{DD} - v_t}{v_{DD} - v_t} \right)$$

by applying the values of 44 & Vtp. we get:

$$\frac{ZPU2}{ZPU2} = \frac{ZPU1}{ZPd_1} \left(\frac{VDD - 0.2VDD}{VDD - 0.2VDD} \right)$$

$$\frac{ZPU2}{ZPd_2} = \frac{ZPU1}{ZPd_1} \left(\frac{0.8VDD}{0.5VDD} \right)$$

$$\frac{zpo_2}{zpd_2} = \frac{2}{1} \left(\frac{zpo_1}{zpd_1} \right)$$
$$\frac{zpo_2}{zpd_2} = \frac{2}{1} \left(\frac{4}{1} \right)$$
$$\frac{zpo_2}{zpd_2} = \frac{2}{1} \left(\frac{4}{1} \right)$$

one N-Mos inveiter is driven to the another N-Mos Inverter through one or more pass transistors & the ratio of ZPU2 is 8:1 Zpd2

-Alternative frims of the pull-ups:

In N-Mes inverter cet, we have assumed that the inverter cert has a depletion mode pull transistor as its load. There are alleast four possible arrangements.

1> Load Resistance RL as load:



This among ment consists of a load resister as pullup But it is not widely used because of the large space lequirements of resistors produced to silicon substrate.

(40)





- This arrangement consists of a depletion mode transister as pull-up. In this type of arrangement we observe.
- (a) Dissipation is high, since rail-to rail current flows when Vin = logical 'j'.
- (b) soitching of output from 'ito 'd' begins when vin Exceeds 4. 21 pulldown derfoe.
- (c) when switching the output from 1-100, the pull-up device is non saturated initially & this presents lave resistance -through which to charge capacitive loads.
- 3> NMos Enhancement mode pullup:
 - This anongement consists of a Nirkos enhancement mode transitor as pull-up. the important features of this arrangements are. (a) Dissipation is high since current flows when vins logical's? (b) vout can never reach vop (logic '1') if vgg= Vpp at is normally the case.

- (c) V66 may be derived from a switching source. for example one phase of a clock, so-that dessepation can be greately reduced
- (d) if VGG is higher than VDD then an Extra supply Rail is







This arrangement consists of a CMOS arrangement as pull-up The saltent -features of this arrangement are. (a) No current flows either for logical 0 or for logical 1 inputs. (b) Full logical 1' 5'0' are pocunted at the output. (c) Bor devices of similar dimensions of p-Has at is slower than the N-Mas devices.

CMOS Inverter Analysis and design:
The Inverter to restative Region
Ids = K.
$$\frac{10}{L}$$
 [(Ugs-vk) Vas- $\frac{Vas}{2}$]
The Inverter to Saturation Legion
Ids = K. $\frac{10}{L}$ [(Ugs-vk)²
 $\frac{1}{2}$
 $\frac{1}{2}$

Regions: in The legion 2, the ilp voltage Increases, the level of ilp voltage is Exceede the Attractoid voltage of NMOS, NMOS conducts & it provides the maximum voltage across it, but minimum voltage across p-Mos transister is in unsetenated resistive legion. & NMOS is in setenation segion & acts as current source.

(42

-* - A small current now -flows -through - the inverter from VID +0 Vgs.

Region 2: It is similar to region 2 but with the roles of prices & NIMOS are reversed. thow ever the ilp voltage is increases & it excess the threshold voltage of price transistor then its conducte, & it is in saturation region. & NMas is in unstanated region. So minimizer (r.) small current flows through the inverse from vop to ver, there is a voltage drop.

Regions: The input voltage is in between threshold voltage of NMOS as well as pMas transister [Vin & Vip]. In this legion both transisters are in saturation region then this condition 12

2dsp= - Idsn

$$\begin{aligned} Id_{sp} &= \frac{Bp}{2} \left(v_{1n} - v_{DD} - v_{tp} \right)^{2} \\ Jdsn &= \frac{Bn}{2} \left(v_{1n} - v_{tn} \right)^{2} \\ &= \frac{Bn}{2} \left[v_{1n} - v_{DD} - v_{tp} \right]^{2} = -\frac{Bn}{z'} \left[v_{1n} - v_{tn} \right]^{2} \\ &\left[v_{1n} - v_{DD} - v_{tp} \right]^{2} = -\frac{Bn}{Bp} \left[v_{1n} - v_{tn} \right]^{2} \end{aligned}$$

Taking square loot on both sides

$$\left(\frac{V_{10}-V_{DD}-V_{tp}}{V_{t0}}\right) = -\sqrt{\frac{\beta_{D}}{\beta p}} \quad \left(\frac{V_{10}-V_{tn}}{V_{tn}}\right)$$

$$\frac{V_{10}-V_{DD}-V_{tp}}{V_{tp}} = -\sqrt{\frac{\beta_{D}}{\beta p}} \quad V_{10} + \sqrt{\frac{\beta_{D}}{\beta p}} \quad V_{tn}$$

$$\frac{V_{10}+\sqrt{\frac{\beta_{D}}{\beta p}}}{V_{10}} \quad = \sqrt{\frac{\beta_{D}}{\beta p}} \quad V_{tn} + V_{tp} + V_{DD}.$$

$$\frac{V_{10}}{\sqrt{\frac{\beta_{D}}{\beta p}}} + 1 = V_{DD} + V_{tp} + V_{tn} \sqrt{\frac{\beta_{D}}{\beta p}}$$

$$\frac{V_{10} = V_{DD} + V_{tp} + V_{tn} \sqrt{\frac{\beta_{D}}{\beta p}} = \frac{V_{tn} + V_{tn} \sqrt{\frac{\beta_{D}}{\beta p}}}{\left(\sqrt{\frac{\beta_{D}}{\beta p}} + 1\right)}$$
when strong values $R_{D} = B_{D} \leq V_{tp} = -V_{t}$

D typical ω nen pn Г 1 1

-At

$$V_{10} = V_{DD} + *V_{10} - V_{10}$$

$$H_{1}$$

$$V_{10} = \frac{V_{10}}{2}$$

$$V_{10} = 0.5 V_{DD}$$

$$-At \min \min u_{10} \text{ ilp } V_{01} \text{ lage}$$

$$\beta_{0} = \beta_{P}$$

$$\varepsilon_{0} \varepsilon_{10} \varepsilon_{1D}^{H_{0}} \cdot \frac{W_{0}}{U_{0}} = \frac{\varepsilon_{0} \varepsilon_{10} \varepsilon_{1}^{H_{0}}}{\beta} \cdot \frac{W_{0}}{\mu}$$

$$H_{0} \cdot \frac{W_{0}}{U_{0}} = \frac{H_{0} \cdot W_{0}}{\mu}$$

$$\frac{W_{0}}{\mu} = \frac{H_{0}}{M_{0}} \cdot \frac{W_{0}}{U_{0}}$$

$$T_{0} = \frac{W_{0} \cdot W_{0}}{U_{0}}$$

$$W_{0} = \frac{W_{0} \cdot W_{0}}{W_{0}}$$

BICMOS 2nveiter:

It consists of -too Bipda transpistars Ti & Ti along with one NMOS Transfistar T3 & one pMos Transfistar ty both one Enhancement mode Transfistars



Vout = VDD-VBE

The 18 OFF, SO The TS NOT conducting & TS is ON & Supply current to base of Ti which conducts & cacts as a current _SIND. to the load. Ch discharging to would OV (GND).

case(IPI);

Ti & T2 will present low impedance when twied on into saturation & load capacitir CL will be changed or discharged mapidly.

-Here the preuree of de path from VDD to ground through. T3 & T1 as shown in figure is not a good anangement to complement: since there will be a significant static current flow wherever logic I'= Vin there is a problem in that there is no discharging path for current form the base of either BJT







The provision of onchip resister value one not available. How is the doublace. & by placing the T5 & Te Transisters we can overcome the draw back & is Vin " shown in tigure.



GND (Nas)

Latch up in cmos:

Latch up is defined at the generation of low impedance path in BHOS states in blo VOD LSupply) & ground (VSS). solvigh arrount of current is driven by VDD (Supply) toward ground and that may damage cross cet.



Basic chos Anvater



Fabrication of CHOS Inveiter

there are two conditions which we need to take care for latch up condition. Condition I: if Vin or Vout > Upp the emitter base junction of Q1 is ON. (for ward biard) and the current flow in base & which triggers non transister to

ON. SO current T& flow from VDD

to GND.

condition 2: 24 Vin or Yout < GND

-the Emittie base junction of Q2 is friend brand & is in ON. (npn transistor). the base current of prop transistor Q1 is dragged to turn ON. So the current flow from VOD -through Q1 & O2 to GND.

* Latch up means if we have to two ON ON & OL - from vooro GND after we cannot two it opp by giving ilp supply. So have

(44)

now the control will not be there with input.

- 2) By using epitanial layer at substrate which relim reduces RSub to minimize latch up.
- 3> place substrate & well as close as possible. 4> Avoid friward bias of source & drain. 5> place pmos close to VDD & NMOS close to GND.

Problems on Ids vs vos relation shop:
1) -find gm & rds -fr an n-channel -transistor with

$$vgs = 1.2v$$
, $vtn = 0.8v$, $\frac{10}{C} = 10$, $\mu_n \cos x = 92\mu A/v^2 \& Vds = Veff + 0.5v$. the output impedance constant = 95.3 × 10⁻³/v

Sol:
$$\lambda = 95.3 \times 10^{-3} / V$$
, $Vds = Veff + 0.5 V$

where Veff = Vgs - Vin = 1.2 V - 0.8 V Veff = 0.4 V Vds = 0.4 V + 0.5 V Vds = 0.9 V 0.9 V > 0.4 V. = (:: Vds > Veff)So Transfister is in saturation legion $Id = \frac{Hncox}{2} = \frac{W}{L} (Vgs - Ven)^2$

Transconductance,
$$gm = \frac{CgH}{L^2}$$
. Vds.
 $Cg = Cox WL$ (cox < unit capacitance)
 $gm = \frac{Hn Cox WH}{L^2}$. Vds.
 $= \frac{Hn Cox W}{L}$. Vds.
 $= \frac{Hn Cox W}{L}$. Vds.
 $= 92 \times 10^{-6} \times 0.9 \times 10$
 $gm = 8.28 \times 10^{-4} - \tau$

45

drain to source restatance, $rds = \frac{1}{\lambda Ids}$ $Ids = \frac{\mu n lox}{2} \cdot \frac{10}{L} (vgs - Vtn)^{2}$ $= \frac{92 \times 10^{-6}}{2} \times 10 (0.4)^{2}$ $Ids = 7.36 \times 10^{-5} A$

$$rds = \frac{1}{95.3 \times 10^{-3} \times 7.36 \times 10^{-5}}$$

$$rds = 142.57 \text{ km}$$

2) V(th= 0.8V, $\lambda = 0.04V^{-1}$, $kn' = 20\mu A/V^2$, $\frac{W}{L} = 20$, VD = 4V, VG = 5V, VS = 2V10 MOSFET. find drain current 3D.

If Modifeet is in detunction degreen

$$\int D = \frac{kn}{2} (V_{0}(s - v_{1}n)^{2} (H \lambda V_{0}s))$$

$$\lambda = channel length modulation coefficient.$$

$$\frac{3}{L} = \frac{10}{0.555} , K_{n}^{1} = 110\mu n/v^{2}, \lambda = 0.05 v^{-1}, V_{0}(s = 2v, V t_{n} = 0.7v)$$
To Mosfet. find chain current 20.

Sol: $V_{0}(s > v_{t_{n}}) = (linear or detunction degreen)$

$$\frac{V_{0}(s - v_{t_{n}})}{V_{0}(s - v_{t_{n}})} = 2V - 0.7 V = 1.3V \quad V_{0}(s = 2v)$$

$$V_{0}(s - v_{t_{n}} < v_{0}(s = 2) + 0.7 V = 1.3V \quad V_{0}(s = 2v)$$

$$V_{0}(s - v_{t_{n}} < v_{0}(s = 2) + 0.7 V = 1.3V \quad V_{0}(s = 2v)$$

$$\frac{T}{2} D = \frac{kn}{2} (V_{0}(s - v_{t_{n}})^{2} (H \lambda V_{0}(s)) \quad \left(\frac{1}{2}k_{n} = k^{2}n \cdot \frac{w}{2}\right)$$

$$= \frac{1}{2} \times 110 \times 10^{-6} \times \frac{10}{0.55} \times (1.3)^{2} (H - 0.05 \times 2)$$

30 = 1.859 ×10-3 A = 1.859 mA

Unit-11 1 processes VLSI Circuit Deeig Flow: Daign VISI System Specification Architectural Design Functional Design Logic Design 1at Circuit Design physical Design fabrication 10 testing ackaging and Design flow flow chart figure : VLSI design Hypical cycle may represented by the be shown in figure. flow chart as 17 _ System specification: The first step is system level representation of the s/m. specification, is a high level of the slm. factors to be The considered process includes performance functionality in there

and physical dimensions (size of the die (chip)). The -fabrication -technology and design -lectrosques au involved. & unsidered.

- -* The specification of a stron is a compromise blo resubet sequiremente, technology and economical viability. - the specifications -fro the size, speed, power and functionally of VLSI.
- 2> -Architectural Design:
 - -10 This design Includes RISC Verses Clise, number of Alois, -floating point units, numbers and structures of pipelines and size of cache memory among other. -10 The outcome of -Architectural design is a micro-Architectural specification (MAS) which is a -textual (English) description, -that can accurately predict the performance, power and die (chip) size of the design.
- 3> Behanioral or punctional design:
- -X This identifies the interconnect leguisrements blo the units the area, power and other parameters afreach unit is estimated. The behavioral aspects of the slow are considered without implementation of specific information. is. to specify the behaviour interns of input, output and timing of Each unit. without specifying its internal structure.
- dpid * Punctional or behavioral design provides guece. de Emulation of the system and allows fast debugging of pull system.

- 4> Logic Design:
 - -* In this step the control flow, word widths, register allocation, arithmetic operations and logic operations of the design that represent the functional design are derived and tested.
 - -* This description is called register transfer level (RTL) description. RTL is expressed in Haudware description language. (-HDL). This description can be used in simulation and relification. & its consists of boolean functions & Himing intermation. which defines the behavioral description of design.
- 5) circuit Design: -* The purpose of cet design is to develop a cet representation based on logic design. The boolean Expressions are converted in to a cet representation by taking in to consideration the speed & power legurements of miginal design.
- * The Out design is usually expressed in detailed cet diagram (cells, macros, gates, Transistry) and poterconnection b/n -these elements. This representation is also called nettist. Tools used to manually enter such description are called and seven seherratic capture tools. Inmany cases, nettist can be automatically created thom logic (lete) description by using logic synthesis tools. 6> physical design:
 - # 210 this step the cot representation (netlist) às convetted in to a geometric representation. this

- Geometric representation of a cet is called a layout +> layout is created by convertidg Each logic component into Geometric representation. (shapes in multiple layer) which perform the intended logic function of corresponding components.
- * physical design is a very complex process & therefore. It is usually broken down into various substeps. Various verification & validation checks are performed on the layout
- A An many case · layout can be generated directly from netlist by layout synthesis tools.

77 pabrication:

- * After layout Evertication, the design is ready for fabrication: since layout data is typically sent to fabrication on a type, the event of release of data is called tapeout: dayout data is converted into Photo lithographic masks: Masks identify spaces on wafer. where certain materiale need to be deposited, differed or removed: during each step one mask is used. to complete the fabrication process.
 - * A large worfer 78 20cm (Sencher) in diameter & can be und -to produce hundheds of chips., depending of the size of chip.

8> Pallaging, testing and Debugging: -* -finally -the wafes is -fabricated & diced in to individual chipe. Each chip is -then pallaged & Teste individual chipe. Each chip is -then pallaged & Teste -to ensure that it meets all the design specifications

3 and its -functions properly. chips used in printed cet boards (pcB) are passed in dual in line parlage (DIP), Pin Grid Array (PGA), Ball Grid -Array (BGA), & Quad plat package (QFP) Mas Layere: Mos circuite are formed on forme basic Layers: 1> N- Diffusion -> N-Mos -> Green 2> p-diffusion -> p-mos -> Yellow 3> polysilicon -> Red 4) metal _____ Metal 1 --> Say blue Metal 2 --> Dork blue 5) contact cuts -> Black 7) Demarcation line - Gray 8) Burnied contact -> Brown The fabrication process consists of several steps involving deposition and diffusion of various materials on the worfer



- * the above figure shows the way of representing different layers in stick diagram notation and mask layout using noos style.
- * stice diagram shows the layer information's in all types of layers. through color codes. (In monochoome encoding). and it acts as an Interface between symbolic circuit and the actual layout.

Transistiv level modelling: = = = Generally stick diagnoms are used for soven complicated circuits, we have to define the layout design by using with the help of stick diagnoms.

N' Mas Shretter: -> Implant depletion made NMOS ---- vout Vout Vout Enhancement mode Vin 1:1 Yin NHOS GND - GND fig: NMDS Inverter circult fig: Stick diagram of NMOS Inverter













2 ilp NOR gate of pmos:









-X This naves migrating from one process to more advanced process and difficult because. not all the scale rules are not the same is 92 if we are going for one design process the next model of deergn process not having some similarities. both are different for process in terms of different parameters like length switch and dimensions and technologies where we are wing in general casses is analying through 360nm, 250 nm, 150 nm, 150nm and goom based on technologies Scalable design rules are also charges.

- + In order to bring uniformity, Mead & concay populaissed lambda - based design rules based on single parameter.
- * Lambda characteures the resolution of the process. & is generally half of minimum channel length
- * The channel length is the distance by drain & source ohich is set by a minimum with of polysilicon corre. Six: when the channel length increases the size of the

na harri a na sai na sha sha qasha harri k

proved in a second of and participation and a

I take the second second the second to be a second

a think wang a sit is build out

adore particular in the second

transistrs increases or viceversa.

- A the potential density advortage of micron rules ze sacrificed to simplicity and scalability of lambda rules.
- -# The transistor dimensions are always specified by width/length ratio.
- * In digital slow's, the transisticts are chorden to have minimum possible length because short channel Transistors, the size reduces and speed should be faster & consume less power.

There are three different design rules we have. they are.

1> Lambida based design rules (m) scalable design rule 2> 2 plm design rules 3> 1:2 plm design rules.

Lambda based design rule: Lambda based design rule à show a particular value votto

value. size and , & allocated a -feature p-diffueron ndiffusion minimum 2× - Seperation minim 3λ width -thing 22



Diffusion not decrease so with < 22 from polysilicon. (10) ×2λ minimum -> In this approach, all rules are defined in Terms of single paramèter 2. the nules are so choson that a design can be easily ported over a cross section of Industrial process, making the layout portable. * when derices shrink, layouts need not be completely redesigned. All features can be measured in integral muttiples of if. By choosing values of x, all dimensions pet at a scalable layout Summary : 1) Metal 1: minimum width = 32, minimum Seperation = 32 2) Metal 2: minimum width = 42, minimum seperation = 22 3> polysilium : minimum width = 22, minimum pdy to pdy silium Seperation= 2) 4> PEn diffusions: min width= 22, min seperation bln same diffusors = 22 5> Tubs: 102 wide Minimum repeation b/n tub & Source/drain= 51 p-tub-tie: 21×22 cut, 41×42 metal, 41×42 p+ Tub-fie; diffusion. the same the stop n-tub-te
1

 $e^{i\beta j} f^{j} f^{j} f^{j} f^{j} f^{j} f^{j}$

contact cuts: 3 ways to make contacts between poly & diffusions Po Nitos cercuita. 1) poly to metal then metal to diffusion. ii) burned contact (poly to diffusion) iii) butting contact (poly to diffusion using metal). the 21 x22 contact cut indicates an area in which the buide is to be removed down to the undelying polysilium or diffusion surface. -X. when deposition of metal layer takes place -the metal 13 deposited -through contact cuits areas onto undellying area so-that contact is made blo the layers. Examples. 1> Metald to polysilicon or to diffusion < 32 Metall-to n- diffusion Metal 1 to poly Metal 1. Martin J, 4X 22 42 Metal 1 to p-diffusion: > K 2A MA -> pdiffusor

Min separation, Multiple cuits

2) via (contact from metal 2 -10 metal 1)



Metal1

-* contact acts are also known as via cute. -* 42X42 size.

- -* contact cut -types:
 - i) n/p diffusions to polysilicon
 - it's poly stron to metal
 - iii) nlp diffusions to metal 1
 - iv> metal 1 to metal 2

CMOS Lambda based design nules: The nules of n-well (pMos Transrstar), p-coires and special substrate contacts are added -to -the Existing n Mos rules.

2µm CMOS Design rules: * 2µm double metal, double poly enos rules -> n-well : brown n-diffusion: Green (-fri poly 1 : red p-diffusion: yellow (mos : Green poly 2













Scaling of Mos ctruits:

N' Adjustment of the dimensions of an electronic device while maintaining the electrical properties of the device Either larger or smaller than the unscaled device.

- -* Scale the devices and writes down, make the chips faiter. - functionality, intelligence memory and faites, make more chips per wafer increased yield, make the End wer happy giving more or less. & the cost will be low.
- * Impact of scaling is characterised in terms of several Indicators.
 - 1/ minimum feature size 2/ Number of gates on one chip.
 - 3> power dessipation.
 - 47 maximum operational frequency.
 - 5> Disc size.
 - 6) production cost.

-* This can be Improved by shrinking the dimensions of transistors and interconnections. shrinking the separation Transisters and wires. - Adjusting doping levels bjn and supply voltagee. Technology scaling: * reduce the gate delay by 30-1. (increase operating -frequency by 43.1.) double transister density.

$$C_{x} = \frac{1}{\alpha^{2}} = \frac{1}{\alpha}$$

$$C_{x} \text{ is scaled by } \frac{1}{\alpha}$$

$$C_{x} \text{ is scaled by } \frac{1}{\alpha}$$

$$(Q_{ON}):$$

$$R_{ON} = C_{0} \cdot V_{gc}$$

$$= p \cdot \frac{1}{p^{2}}$$

$$R_{ON} = 1$$

$$R_{ON} \text{ is scaled by 1}$$

$$R_{ON} = \frac{1}{Q_{ON} \cdot \mu} \left(\frac{L}{\mu S}\right)$$

$$R_{ON} = \frac{1}{Q_{ON} \cdot \mu} \left(\frac{L}{\mu S}\right)$$

$$R_{ON} = \frac{1}{|x|} = \frac{1}{\frac{1}{\alpha^{2}}} = 1$$

$$R_{ON} = \frac{1}{|x|} = \frac{1}{|x|} = \frac{1}{|x|} = 1$$

$$R_{ON} = \frac{1}{|x|} = \frac{1}{|x|} = \frac{1}{|x|} = \frac{1}{|x|} = 1$$

$$R_{ON} = \frac{1}{|x|} =$$

(3)

$$\frac{1}{16} = \frac{\alpha^{2}}{\beta}$$

$$\frac{1}{16} \text{ is scaled by } \frac{\alpha^{2}}{\beta}$$
9) saturation current (Ides):

$$\frac{1}{16cs} = \frac{C_{0}R}{2} \cdot \frac{N}{L} (Vqs - Vt)^{2}$$

$$= \frac{1}{2} \cdot \frac{1}{2} \cdot \frac{1}{2} \cdot \frac{1}{\beta} \frac{1}{\beta}^{2}$$

$$\frac{1}{2} \text{ dss} = \frac{1}{2} \cdot \frac{1}{\beta} \frac{1}{\beta}^{2}$$

$$\frac{1}{2} \text{ dss} = \frac{1}{\beta} \left(\frac{1}{2} \cdot \cos taot \text{ is scaled by } \frac{1}{\beta}\right)^{2}$$

$$\frac{1}{2} \text{ dss} = \frac{1}{\beta} \left(\frac{1}{2} \cdot \cos taot \text{ is scaled by } \frac{1}{\beta}\right)^{2}$$

$$\frac{1}{2} \text{ dss} = \frac{1}{\beta} \left(\frac{1}{2} \cdot \cos taot \text{ is scaled by } \frac{1}{\beta}\right)^{2}$$

$$\frac{1}{2} \text{ dss} \text{ is scaled by } \frac{\alpha^{2}}{\beta}$$

$$\frac{1}{2} \text{ current dealery (1):}$$

$$\frac{1}{2} = \frac{1}{2} \frac{1}{\alpha} = \frac{1}{\beta} = \frac{\alpha^{2}}{\beta}$$

$$\frac{1}{2} \text{ scaled by } \frac{1}{\beta}$$

$$\frac{1}{2} \text{ scaled by } \frac{1}{\alpha^{2}\beta}$$

12) Power dresspation for gate (fg):
Pg = Pg c + pds
Pg <= static component

$$\frac{Vnp^{2}}{R_{DN}}$$

 $= \frac{1}{p^{2}}$
Pd s = dynamic component
Pd s = dynamic component
Pd s = $\frac{p}{p^{2}}$
Pd s = $\frac{p}{p^{2}} = \frac{p}{p^{2}}$
Pd s = $\frac{p}{p^{2}} = \frac{p}{p^{2}}$
Pd s = $\frac{1}{p^{2}}$
Pd s = $\frac{1}{p^{2}}$
Pg ts balled by $\frac{1}{p^{2}}$
Pg ts balled by $\frac{1}{p^{2}}$
Pg ts balled by $\frac{1}{p^{2}}$
Pa ts scaled by $\frac{a^{2}}{p^{2}}$
Pa ts scaled by $\frac{a^{2}}{p^{2}}$

Note:

1) All dimensions are scaled by -1 2> Inputs, outputs and drameter of 3102 scaled by Plp. are 3> constants scaled by 4'. au dimitations of scaling: Definition of scaling: Vauying (or) - Adjusting - the dimensions of mos device along with the electrical properties is said to be scaling space ng between source to drain is going to decreased then the channel length is decreased where ... channel length (1)=2d d= 10tid 11 pf depletion layer relay [7] = length of the channel Drift velocity then $\gamma = L$ Vorift where d = 2dμ'ε where E= Eo Etns bence Y = 2d HE hence Toxd the channel length In this scating -to vary process Бу using length channel modulation.

-Advantages of scaling: -> The channel length is reduced Switching speed is increased [UNE OFF actions] * less power consumption. -* Drift Velocity increases * - Area decreases. Disadvantages of scaling: 1) Noise affect (m) short channel effect: -* In this scaling process by using the channel length modulation, the channel length 9,5 minimum. So threshold Voltage V-T of Mos device 78 Reduced automatically small Wille signals an presented. In the ilp signal then the switching pattern will damage it. ON & OFF actions * To avecome this problem we go fin doping can be done differently in different legions of PET. 2) The PET having correctly doped Surface Legion Region 1 the following characteristics presented in between the deping concentration Sub threshold legion Regions Vs mobility by obseering the Sub Sub-threebold ligit Region 3 characteustice at different regions so, we go tr doping 90 diffusion legrons theil is a troo possible ways. Mobility (H) -> Gaues line to allow the set of the - dopiog concentration

dimitations of scaling may cause a problem which preveat -faither miniaturization. 1> Substrate doping: The built in (junction) potential VB. 4 small compaud with VBD -* As the channel length of Mas transister is reduced, the depletion region with must also be scaledown toppound depletion width $d = \sqrt{\frac{2 \mathcal{E}_{\mathcal{B}} \mathcal{E} \mathcal{V}}{N \mathcal{A} q}}$ NA = substrate level doping, q = change. $V = V_{a} + V_{B} , V_{B} = \frac{kT}{V} l_{D} \left(\frac{N_{A}N_{D}}{D_{i}^{2}} \right)$ $man(V_{DD})$ when depletion width (d) is decreased. NA increases which effects built in potential VB increases. 2> Depletion width: -As depletion with decreaser, NA increases which increases built in potential VB wheth further increases Eorily Varsu va=4V. Break d= Esi Eo (Ecrit) 102-NA. 91 ablation look 10'+ 1 - Tunneling miniative zation: Limits of - The minimium size of transistr Effects the channel length. "L' L' can be decreased as long as those is no. purch through to. The depetition ligion around.

Source should not come closer to that around the drasp. So I must be alleast 2d thom meeting.

d=2d

from remiconductor electronice Volift = ME



Since width, thickness and sporting are scaled by 1/x, cross sectional area must be scaled by 1/x². Thus R TR Thereased by X and I Fs scaled by 1/x. So IR drop servators constant: Thus driving capability and noticed margine are degraded

$$\frac{\lambda' \rightarrow \lambda/\alpha}{R} = \frac{P \cdot \lambda/\alpha}{A} = \frac{P \cdot \lambda/\alpha}{A} = \frac{P \cdot \lambda/\alpha}{A}$$

$$R^{1} = \frac{P \cdot \lambda/\alpha}{A'} = \frac{P \cdot \lambda/\alpha}{A}$$

$$\frac{\left[R^{1} = \alpha R\right]}{A'} \rightarrow \text{ contact resistance.}$$

$$V = IR' = I \cdot X'R \Rightarrow V \text{ is constant.}$$

$$R = V/I$$

* (-* In legion-2 and legion-3. Il does not have proper characteurtice then wego for doping with boron the channel length will be decreased but the spacing bln Source and drain also reduces -for special lexiterments we can there should be in bonding (n) meeting. while taking the dimensions like length, with, thickness diffusion width correctly.) x 57 Limitation due to subtinestal currents: . . . î - î - **.** Isub & (Vgs-Vt) - VV when ver Vgs-Vt ratio decreases, sub-threshold currents. then it might damage the device. a contract of the second Mark $\int E = \frac{2}{max} = \frac{2}{2} \sqrt[3]{va+vB}$ (Ernon) massimum electric-field is depende on (VB) built 10 potential & depletion width. - the second and the second েন্দ্র ও টু জিলকার and and the first second that the second

1.1-1.4

Autor in Ale

1.11

14

Basic circuit conceptions
sheet leastance (Rs):
consider a uniform Alab learning of
$$T$$

resistivity P , width to, -thickness
 T & length between -faces ='L'
 T & length between -faces ='L'
 T Resistance RAB between & opposite -faces
 $RAB = \frac{PL}{A} = \frac{PL}{T \cdot W} = \frac{P}{T} = \frac{(1 - 1)}{W} = \frac{L}{W} = \frac{P}{T} = \frac{$

STREET, STREET, ST



C) NMOS Énveiter.

$$R_{pu} = R_{S} \cdot \frac{\lambda}{N} = 10^{6} \times \frac{4}{11}$$

$$= 4 (10^{4}) = 40 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 1 (10^{4}) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 1 (10^{4}) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 1 (10^{4}) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 1 (10^{4}) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 1 (10^{4}) = 10 \text{ k.s.}$$

$$R_{on} = 3 \text{ tarthe ON resistance from Uppite Use through
-the Inverter.
$$R_{on} = 8 \text{ pd} + R_{pu}^{2} = 10 \text{ k.s.} + 40 \text{ k.s.} = 50 \text{ k.s.}$$

$$R_{on} = 8 \text{ pd} + R_{pu}^{2} = 10 \text{ k.s.} + 40 \text{ k.s.} = 50 \text{ k.s.}$$

$$R_{on} = 50 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} (1) = 10 \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} \text{ k.s.}$$

$$R_{pd} = R_{S} \cdot \frac{\lambda}{N} = 10^{4} \text{ k.s.}$$

$$R_{pd} = 10^{4} \text{ k.s.}$$$$

$$\begin{array}{rcl} (2) \\ \hline \label{eq:constraints} \hline \lab$$

consider the area on metal]

capacitance of substrate = relative area prelative evalue. @ = 15x 0.075 Dcg = appen 1.125 DICg consider the same area in polysilicon Capacitance of polysilicon = relative area x relative c value. Capacitance of substrate = 15x010cg= 1.50cg. consider the same area in n-type diffusion. Capacitonce of n-diffusion = relative area x relative cualue Capacitance of Substrate = 15x0.25 trag = 3.75 trag Routing capacitance: Area of capacitance associated with structure more than one layer. Metal 1 41 . **۲۲** آ 1002 n-diffusion Ratio = metal area Polysilron Standard gate mea. $= \frac{100\lambda \times 3\lambda}{2\lambda \times 2\lambda} = \frac{100\lambda \times 3\lambda}{4\lambda^2} = \frac{300\lambda^2}{4\lambda^2} = 75$ 2XX2X Metal capacitance Cm = 75x 0.075 = 5.625 Cl Cg

polysilicon area =
$$4\lambda \times 4\lambda + 3\lambda \times 2\lambda = 16\lambda^{2} + 6\lambda^{2} = 22\lambda^{2}$$

polysilicon capacitance $Cp = \frac{22}{4} \times 0.1 = 0.55 \ \Box cq$
Gate capacitance $-frs - transfister \left[Cq = 1 \ \Box cq\right]$
Total capacitance $GT = Cm + Cp + cq =$
 $= (5 \cdot b_{2} \cdot 5 + 0 \cdot 55 + 1) \ \Box cq$
 $CT = +20 \ \Box cq$

* NOW the width of the metal law \$\$ Proceeded from 3) to 4) then we can Estimate the metal 1 Capacitance then

Relative area of metal = Actual area of metal 1 Standard area

$$= \frac{100\lambda \times 4\lambda}{2\lambda \times 2\lambda} = \frac{460\lambda^2}{4\lambda^2} = 100$$

Capacitance for metal 1 CM = Relative area of Metal 1 × relative capacitance for metal.

 \mathfrak{R}_{0} -this case the metal capacitence \mathfrak{R}_{0} increased from 5.6 to $\exists .5$ the q the overal capacitance preveaued to $\mathfrak{T} = \exists .5 + 0.55 + 1 \implies [\mathsf{T} = 9.05 \ \Box q]$ Analytic Invertee delays:-

consider a NI-MOS INNEITER with the basic ratio of 4:1 To order to achieve the 4:1 Zputo Zpd ratio. Rpv will be 4* Rpd is contributed by the minimum sized Transistry thep

> Rpu = 4+ Rs = 4000 4 4px 10 Kr Rpu = 40Kr Rpd = 1+ Rs = 1x10Kr

The total ON reerstance for N-Mos Inveiter 95 RON RON= Rpu + Rpd = (40+10) KD RON = 50KD

If your consider a pair of cascade Inveiters then the delay over the pair will be constant interpective of the logical level transition of the input we can assume 7= 0.3nsee. and making no Extra allowences for wining capacitances we have the overall delay through a pair of similar N=Mas Inveiters is



NMOS Inverter delay model

$$\begin{aligned}
 Id = 17 + 47
 Id = 57
 Id = 17
 Id = 17$$

If BOVDA

By using the Enpressions raise time & fall time we denoted as

 $\frac{1}{1} = \frac{\beta n}{\beta p}$

W.K.7

$$H_{n} = 2.5 \mu p$$

$$\frac{H_{n}}{\mu p} = 2.5$$

$$B_{n} = 2.5 B p$$

$$B_{n} = 12.5 B p$$

$$\frac{-}{4} = \frac{\alpha \cdot s \beta p}{\beta p}$$

$$\frac{Tr}{T} = a.5$$

$$\frac{T}{12} = a.5$$

$$\frac{T}{12} = a.5$$

* The raise time and fall time [Tr, Tf] are proportional -to the i Upp * The raise time and fall time are proportional to CL (load capacetor.) * The Tr= 2.5 tf. fr esual N-Mos & p-Mas Transistir, Geometrice These is a problem of chiving comparitively large These is a problem of chiving comparitively large capacitive loads onises when the signal rowit be proposited ON chip-to off chip dimensions. Generally -typical off chip capacitance may be several order higher than ON chip capacitance walve. It is denoted as zicg. for enorghe. if the off chip load is denoted as cuthence $\geq 10^4 \square cg$

Fir an Inveiter implementation the drive lage capacitie load must be present low pull up to the pull down resistance otherwise excessively large delays will occurs for an and circuits the low length to width ratio in otherworde the channel must be made very wide. To reduce the resistance value it is not possible because of the technology limitations. then the width is increased to several faitors to achieve the cow resistance.

I there to increase the width, the area of the Max device is increased. To overcome this problem to use the N-cascade invertere Each one of which is largee than the preceeding stage by width factor of the shown in tyure. Vin the the factor of the shown in tyure. Vin the the state of the shown in tyure. Vin the state of the shown in tyure. Vin the state of the shown in tyure. Vin the shown is the

to reaces will must be calcaded. To drive a particular
Value of
$$\ell_{L}$$
 for an optimum solution with large fl, 'we
despected but delay per stage travealer.
-for 4:1 N-Mas Inveiter delay per stage $= -f - f - f - A Vro$
where ΔVro : indicates logic 'o' to logic 'r' transition
 $\forall Vro = indicates logic 's' to logic 'r' transition.$
The total delay per N-Mas pairs = $5 - f \tau$
total delay per CMas pairs = $3 - f \tau$
 $\forall Vro = in (f \pi)$
 $let = V = cr + f^N$ where $-f_1 N$ are inter dependent
 $\forall Vro = 1 n (f \pi)$
 $logic 'r' = hotal delay is$
 $-total delay = \frac{N}{2} - 5 - f \tau$
 $= 2 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 5 \cdot 7 + f \tau$
 $= 3 \cdot 7 + f \tau$

Ln (f)

Now we can assume -f=e

(27)

Number of stages $N = \frac{ln(v)}{ln(f)} = \frac{ln(y)}{ln(e)}$ N= LO (Y)

Overall delay
$$-t_d$$

if N is even $-t_d = 2.5 enige [NMOS]$
(M)
if N is even $-t_d = 3.5 enige [CMOS]$
N is odd, $t_d = [2.5(N-1)+1] ef [NMOS]$
 $-t_d = [3.5(N-1)+2] ef [CMOS]$
 $-t_d = [2.5(N-1)+2] ef [CMOS]$
 $-t_d = [2.5(N-1)+4] ef [NMOS]$
 $-t_d = [2.5(N-1)+4] ef [NMOS]$
 $-t_d = [3.5(N-1)+4] ef [CMOS]$

Super buffers:

VIAL ST

* The asymmetry of the conventional Invertee is clearly undesirable, and gives rise to significant delay probleme when an invertee is used to drive more significant capacitive loads.

* A common approach used in nMos technology to allevrate this effect is to make use of super buffer. * An inverting type as shalon in below fig (a). considering a tre going logic transition vin at input, it will be Seen that the inverter formed by TIET2 98 - truned 'ON'. E thus gate of T3 98 pulled down toward 'O'V with a small delay. - thus, T3 is cutaff white Ty (The gate of which is also connected to Vin) 18 turned on and the output is pulled down surcely. So vout = 10000 u



** NOW consider the opposite transition: when vin drops to ov then the gate of T3 is allowed to rise quickly to upp thus Ty is also turned off by Win, T3 is made to constant with VDD on its give. thue with notice the average Voltage would apply if the gate was tied to the Source as in the conventional nMas Priveiter. Now since Ids avgs then doubling the effective vgs will increase the atment & thus reduce the delay in changing any capacitance on the output, so that more symmetrical transitions are achieved. so vout = NDD.

-* The convesponding non inverting MDS Super buffer ext as shown in above fig (b). The structures when realized the spum technology are capable of driving loads of 2pF. with 5 nsec rise time.

A other notes amongemente such as those back on the notive transister & known as notive super buffer may be used but such process are not readily available. to the designer and are mentioned her only.

BICMOS drivers: -* The abilability of bipolar -transferme in Bicma technology presents. the possibility of wing bipolar transferme drivers as the olp stage of Inverter and logic gate. cets. * with the bipolar -transferme have -transformeductance groß current/ area (-8/A) characteristics that are greatly superior to those Mac deurces. this Indicates high current driving Capabilities -for small areas of siluon

* In bipolar CE+ransister devices, there will be a increase in output current (Ic) with smaller change in voltage (VBE). than Mos Transestors So thus bipolar tronstitures have a much better scottching performance, primaily as a result of smaller ilp voltage swings only a small amount of charge must be moved during scottching.

In still possible effect of temperature Tom the lequined ilp voltage VBE & is logarithmically dependent on bare with We, doping level NA, Electron mobility in & collector current R. is linearly dependent on T. as the temperature differences across a chip will not be sufficient to cause more than few mov of differences to VBE between: any two bipolar transistors:

* The Switching performance of a transistor. chrising a capacitive load may be visualized. It may be shown that time At necessary to change the olp voltage vout by an amount equal to ilp voltage Vin is given by ______ Voo

where In = device - transconduitance. # _gence, -the bipolar - transeister has use ______ vis

- a relatively high -transconductance, fig: driving ability of the value of bit is small. bipolar -transister. * Bipolar Transister dealay consists of -trans main -timeng components Tin & TL
- -* Tin: M-12 an initial time Leavered to charge the bale Emitter (UBE) Junction of npn transister. in ct configuration.
1200 1

11111

Sec.

 \mathbf{v}

The delay of BILMOS -transisting is T= Tim + (V/Id). /hfe. CL

1.11

Gate Level Design

Introduction:

The gate level modelling is used for implementing lowest level modules an design like a full addes, multipleses etc., The module (Integrated circuit) is implemented interme of logic gates and interconnections. between these gates. * Boolean algebra is used to represent logical (combinational logic)-functions of dagital circuits. - A combinational logic Expression is a mathematical -fromula which is to be interpreted using the laws of boolean Algebra. -7 -A logic gate 92 an idealized or physical device implementing a boolean function, that is it performe a logical operation on one or more logic inputs and produce a single logic output. -* logic gates au primaily implemented using dides or transisters acting as clastronic switcher but con also be constructed using electronagnetic relays (relay logic), fluid logic Preumatic logic, optics, molecules or even mechanical elements. * Simplest from of electronic logic is diode logic, This allow AND & OR gates to be built, but not inverteu. -* The simplest -family of logic gates using bipolas Transistore is called resistor-Transpitor logic (RTL). Unlike diode logic gates, RTL gates can be cascaded Indefinitely to produce more complex logic functions. for higher speeds, the resistre used to RTL were replaced by

Œ NMOLS cobose -topologies are related. <u>CMOS</u> <u>logic</u> <u>Gates</u> and <u>other</u> <u>complex</u> <u>gates</u>: General Logic Gates: - Any boolean logic -function (F) has the possible values Either logic d' or logic 1'. For some of ilp combinations, F=1, & Por all other ilp combinations, F=0, * The switch S, is closed and S2 PS Si i open for input combinations -that produces -op 52 0 FZI * The Switch SITA open and ST is closed VSSLGNE An input combinations -Inait produces F=1 * The switches SIE S2 are open for Popul combinations-that produces FZO. -+ -to thus olp (p) is Either connected to VDD or ground. So the requirement of digital logic design is Implement: the pullup switch (1) & pull down switch (12). (mos static logic: -A generalexed cross logic cot consists of two -transister networks remos & price . The price is connected blo VDD & logic gate output called as pull up network. and the NMes transisting of us connected between the output & ground called pull doion nétionse. Depending on the applied input logic, the PUN connects the olphode to upp & pon connects the old node to ground.



-* Design pull-up network (pUN) by realizing -> AND (product) terms using parallel connected pMospers. -> OR (sum) terms using seeres connected pMospers. -* Add on invertee -to-the output -to complement the functions such as NAND, Not gates do not need an invertee at the catput terminals.

CMOS Inveiter:

-A CMOS Inverter is the Simplest logic act that were one NIMOS and one PMOS Trionzistry. The DMOS is used in PDN & PMOS is used in PDN as shown in figure.

YOD

-o Voul

DONG

DMOS

- Ves

ŧ١

Writing operation:

12 when Vin = logie 12° -then NIMOS Transister 18 ON & pMos is off .- thus Voirt 28 pulled Vin down to ground Voirt = logic o' Since it is connected to ground.

27 When Vins logic b', then NMOS is OFF & tig: CMOS Inverter PMOS 75 ON. Thus Vout = logic 4' which is publied to UDD. Since At is connected to Source Via PMos.





NAND -function is Espressed by Y=-A-B Y=-A-B

-X here to the pull up notions .- two productions are connected to parallel and to pull down Detware .- two MMOS -transitions are connected to some which realizes 2-input MAND gate.

Nonting operation: 1> when ever at least one efficients 12 1000, the conceptoring price 28 ON & N-MOS transistor 72 OFF-SO -the output Vout = logic's' Ethigh). 2> conversely, if both inputs A = B = 1 (High), then both price and is OFF and NMOS is ON. & the output Vout = Y = Logic 'o'

Truth Lable

CMOS NOR gate: * The -two apput NOR function is expressed by Y=ATB + The PMOS -transistors are connected in seize in pull up network and NMOS -transistors are connected in parallel acts as pull doros network. as shown in figure.



Writing Operation:

1> when ever both inpute A=B=0 then prior transistancis ON and NMOS 15 OFF SO-the butput (Y)= logic's' (Htigh) 2> when -A=0 & B=1 (PP) -A=+ & B=0 then the corresponding PMOS transistance 15 ON & NMOS 15 OFF SO output Y= logice (LOW)

3) when A=1& B=0 then company is OFF & NHOS etr P, is OFF EP2 is ON & NHOS transistary N, is ON & M2 is OFF. So the output y= logic o' (Low). 47 when both inputs A=B=1, pMax transistants OFF & NHOS is ON SO OFP Y= logic 'd' (Low). compten gates in cross Logic: -A complex logic gate is one that implements a function that can provide the basic NOT, AND & OR operation but întegrates - them in to. a single circuit. CMas es ideally buited for creating. gates that have logic estations by exhibiting the following. 1) -AND-OR 20VERT - from (AOZ) 27 OR-AND POVOST (OAT) -form -* -An -AOI logic estation is estimatent to a complemented Sop from, while on OAI esuation as esuivalent to a complemente pes-from. In cmos, output always produces NOT operation on ilp varable. vol 1) -AOP Logic punction (OR) Design of XOR gate using CMOR Logic: -AND-OR Invert logic function (AOI) Implements Sociation in-the order AND, OR, NOT. whose ofp-function 13 Y= -AB+CD -AB+cD Invert OR

4)

CNDS Amplementation - froy



I. In prios CD should be connected in parallel



1. In pros - AB and CD networks should be connected in

3

series. for addition.



Step 5. Take output at the point in between nues and price networks.



2) OAI Logic punction (or) Design of XNDR gate wing Max Logic :

OR-AND Invert logic function (AOI) Implemente operation in the order OR, -AND, NOT. Whose output function is $Y = (A+B) \cdot (C+D)$



CMOS Implementation -fr y:

Step1: Draw A+B function Arkt by connecting 2 NMOS Transfetors in parallel.



Steps: Draw etD function first by connecting 2NMDS Transistors in parallel.



Steps: Y= (A+B). (C+D), In this (A+B) and (C+D) are Multiplied (Anded), for this are have to draw series connected So (A+B) and CD are connected in secies.



G

Stepy: prow pros connection:

J. Ro pmos (A+B) are connected in levice A -d B -d L

I. In pmos (C+D) are connected an server



11. In pros (A+B) and (C+D) networks should be connected in parallel -for Multiplication.



Steps: Take output at the point in between nmax is prior networks



Example;	Implementation of 211p -1	IND gate	uting	pare Transister
logic.	18°°	-A	в	Y = .A.B
		0	0	0
	-A°	O	1	0
	<u>B</u>	1	D	0
	Bo	1	Ţ	1
-Advantages:				
Theu	have toplaged stopli	utu		

1) Requires minimum Geometry. 2) Do rot dissipate stand by power, since they do not have a path from supply to ground.

Disadvantages:

- 1> Degradation in the Voltage levels due to underroble -threshold Voltage effects.
- 2> Never dreve a pass transistre with the output of another pass transistre.

Tronsmission Gate!

- 1> It is an electronic element, good non-mechanical relay built with CMOS -lechndogy.
- 2> It is made by parallel combination of an NMOS & pMos transistors with the input gate of one transistor being complementary to the input at the gate of the other as shown in figure.





B B 0 -**^** Y 0) B D 1 B 0 1 ١.,

B

Y

A) NOR Gate:





Disadvantages: 17 Tronsmission Gale lequires more area-than nMax pass Circuitry. 2) Transmission gate lequeres complemented control signals. -Artenative Gale circuits: CMOS Suffers from increased area and correspondingly ncreared capacitance and delay, as the logic gates become more complex. for this reason, designers developed -Alternate gate circuits - that can be used to supplement the complementary type circuits. These forms are not entended to replace cross but rather to be used in special applications. In special puposes. -Alterrate gate circuits are classified in to 17 pseudo nos logra. 27 Dynamic CMOS Logic... 3> CMOS Domino Logic 4> clocked, cmos, Logic 5> n-p cmos logic. 1) PSEUDO Mos Logic! Pseudo nome logic is one of the alternatie gate celthat is used as a supplement for the choir logic circuite.

(10

In the pseudo logie, the pullup n/w (pun) is lealized by a single prior transistry. The gate terminal of prior

Transister is connected to the ground. It lerrains premanently in the ON state. Depending on the input combinatione, artput goes low through the PDN. VDD. -x Here only notes logic (Dn) is driven by ip voltage while the gate of p-transister (Qp) is connected to ground or substrate. Vout and Qp acts as an active load - In On nmos QN Except for the load device, the pseudo n-Mos gale circuit is identifal to the tig: General building block of pulldown network (pon) of the logic cuts -that -follows. CMas gate. Pseudo nos logic -Ite realization of logic chaute using pseudo nous logic as storm to figure. - Vpp . VDD 1



(a) pseudo nMas Inverter





(b) pseudo nmes NAND.

card test in the State of the

-Advantages 1) uses less number of transisters as compaud to CMOS Logic: 2> Geometrical alea and delay gets reduced as it lequires less transistors. 3> Low power dissipation. Disadvantages 1) The main drawback of using pseudo nones gate instead of a cmos gate is that the always on prior load conducts a steady current when the output voltage 4 lower than 400. Dynamic CMOS Logic: -A dynamic CMOS Logic uses change strage and Clocking properties of Mos Transistors to implement logic operations: below figure shows the building VOD. block of dynamic CMas logic. Here precharge Transtator (MP) the clock of drives not evaluation mmos Transister and proc precharge Transister. - Cout YID -Logic -Alogic 1s - implemented using Evaluation (Mr. NFET array connected between sufful mansistr node and ground. -* The gate (coloce of) definer two phases, evaluation and Each cloub. cycle. precharge phase during

writing:

- ★ When clock \$\$\phi\$ = 0\$, the clot is in prechauge phase with PMOS (Mp) ON \$\$ the Evaluation NMOX (MD) OFF. This Establishing a conducting path between VDD \$\$ output allowing Cout to chauge to a voltage built = VDD. Mp is office caused Prechauge FET.
- to when clove \$=1 the cct is in Evaluation phase with phase device Mp OFF & evaluation NMOX (Mo) ON. After black acts like a closed switch cout can descharge through logic array & MD. SO vout = MCD, this is logically an output of F=1. Charge leavage eventually drops output to vout = OV which would be an incorrect logic value.
 - The logic -formation is -formed by 3 sectes connected FET's _____ NOD.

Mp

d

-of=ABC Preing Tout + In precharged phase (\$=0), output of all stages are precharged to logic high. B * In evaluation phase (\$=1), the actput of all stages are evaluated Simultaneauly MD + suppose in 1st stage, the output \$\$=1 1- GND Inputs are such that the output # 3 input NAND Gate -fig: logiclow after the Evaluation * To second stage, the olp of 1st stage is one reput and. soon. such that ofp of it discharges to logic low. Evaluated O/P of 1st stage can here make then the logic high. Ince Evaluation the oppof second stage olf cannot be charge to logic high happens simultaneously. The

CMOS Domino Logic:

Standad Cros logic gates need a pros and an NMOS Transistor for Each logic input. The pros Transitors Requise a greater area -than the MMOS Transistors carrying the same current. So, a large chip area is necessary to perform complex logic operations. The package density in cMos is Simproved. if a dynamic logic cet, called the domino CMDS logic circuit. is used.

-A domino (logic) (MOS AND-OR gate -trait realizes the function Y = AB+CD is depicted in above -figure. The left hand part of circuit containing Mp, Mn, T, Tz, T3 & Ty from pend AND-OR - Invertee gate (ADI). right It derives the static CMOS formed by N2 and P2. * The domino gote is activated by single phase close & applied to NMOS (Mn) & pMOS (Mp) Transistors. The load on -AOI port of cets is the parisitic load capacitance.

- * When \$\$=1, Mpis OFF & Mn 73 ON, If Etter (or both) -A&B or C&D is at logic -1, CL discharger -through Etter Titz & Mn (or) T3, T4 and Mp. SO, the Inverter Input 73 driven to logic '0'. & here the output voltage voit = logic's The booleon Expression -for olp voltage 73 Y=-AB+CD.
- Note: Logic input can change only when \$=0, END changes of ilps are premitted when \$=1 since a discharge poth may occur.

-Advantages:

- 1> smaller areas compared to conventional cmoslogic 2> parasitic capacitances are smaller so, that higher operating speeds are possible.
- 3> operation is free of glitches since Each gale can make one transition

disadvontagee:

1/2 Non Inverting Structures are possible because of preune of Inverting buffer. 2) charge distribution may be a problem.

clocked cmos Logic (c2mos Logic): The clocked cmos logic. is also reffered as c2-mos logic. the below figure shows the general arrangement of c2Mos logic. A pullup p-block &a complementary n-block pull down structure represent p&n Transistors respectively. & are used as Inoptement clocked chois logic shown in figure. However, the logic in this case is connected: to the output only during the ON period of clock. The slower rise times & fall times can be. Expected due to owing of Extra Transistors in sever with the output. - VOD - Vop Q2 Qy Q3 Dri -2 10 Q105F Inpl---- it-n-block. -B tig (b): clocked Brivetter cut. - Vcc tigla): Implemented (Mos logic working: -* when q=1, the cot acts as Soverter, because Transistors Q3 & Dy are 'ON' It is said to be in Evaluation mode. previous value. Therefre the output : 2 changes ics

-* When \$=0, the circuit is in hold state for Mode, because -Transistor R3 & Ry are Off. It is said to be in "prechange mode". therefore the output '2' surrains its previous Value.



- * puring the Evaluation phase \$=1, the catputs (OUT, ; OUT3) of the n-tree gate can only make a 1-0 Transition. conditionally tuning on some transistors in p-tree. This Ensures that no accidental discharge of OUT2 (On Occur.
 - -* Similarly n-tree blocks can follow p-tree gates without any problems, because the inputs to n-gates are precharged to 'D'.

Disadvantages:

-* - Here the potence p-tree blocks are slower - thon the n-tree modules, due to the lower current drive of p-Mos Transistors in the logic network.



In Integrated circuit design, physical design the a step in the standard design cycle. which follows after the circuit design. At this step, circuit representations of components (devices & Interconnections) of the design are converted in to Geometric representation. If shapes, when manufactured in the corresponding layer of materials, will Ensure. The lequired function of the components. This Geometric representation is called Integrated circuit layer. This step is usually split in to several sub steps, which include both design & Verification & Validation of the layout.

In Modern days Integrated Circuit (Ic) design is stirup in to. Front End design. using Holls, & Verification and Back End design or physical design.

- * The physical design is the manufacturing process or Fabrication process that is done in wafer pabrication thouses. Fab houses fabricate designs on to silicon dies which are then packed in to Ic's.
- -* Each of the phases mentioned above has design flow associated with them. physical design flow uses the technology fibraries. that are provided by fabrication houses these technology files provide Information signiding the type of silicon wafer used, the standard celle



-* Typically, the Ic physical design is categorized noto pull custom & semi-custom Design.

<u>Full</u>-<u>custom</u>: Designer has fuil flexibility on the layout design, no predefined cells are used.

Serri-custom: pre designed library celle (preferably tested with DFM) are used, designes has flexibility in placement of the cells & routing.

-* -Asic for pull cuttom design & PPGA for servi-custions design flows can be referred. The reason being that one has the flexibility to design/ modify design blocks from Vendor polovided libraries 90 -Asic. This flexibility is missing for servi-custom flows like PPGA (Eg. Altera -* - A typical -Asic back End flow (or) -Asic physical

T. A.

design flow contains.

- 1> ploor planning
- 2> partitioning & placement.
- 3> clock tree _ syntheses (CTS) Routing

all interest pairs to test to leathing it is sensitive

47 physical Verification.

Design Phase

Eloon planning:

- -* Floor planning is chip level layout design
- -* Floor planning is the process of placing blocks in the chip area, there by determining the notiting away between them.
- -* Ploor plan détermines the size of die & creates voire tracks for placement of standard celle. It creates pouces & Ground connections. It is also détermines the Input/ Dutput pad placement Information.
- Blocks * A good floor planning should breet the following Ilo >RAM std cells constrains. pade X 1> minimize the total chap A area. Routing data path channels 2> make routing phase Easy (noutable). -figure : ploor planning 3> Improve the performance by reducing signal delays. * The Goale of ploor planning are 1/ Arrange the blocks on a chip. 27 Decide the location of the Plo pade. location & number of power pade. 3> Decide the 4> Decide the type of power destribution. Decide the location & type of clock distribution 5>

partitioning

Partitioning is a process of dividing the chip into small blocks. This is done mainly to seperate different functional blocks & also to make placement & routing Easier. partition can be done in the RTL design phase when the designer engineer partitions the entire design in to sub blocks. & then proceeds to design Each module. These modules are linked together in the main module called Top level module. This kind of partitioning is commonly reffered to as logical partitioning

placement:

Befre the start of placement optimization all voice load models (WLM) are Runoved. placement uses RC Values from virtual soute (VR) to calculate time. VR 75 the shortest Manhatten distance between two pink. VR RC's are more acculate: than WLM RC's.

placement 93 performed in 4 optimization phases.

- 1) preplacement optimization: It optimizes the netlest before placement. It can also downsize the cells.
- 2> Inplacement optimization: It re-optimize the logic based VR. This can perform Cell sizing, cell moving, cell bypassing, net splitting, gate duplication, buffer Insection, area Recovery, optimization performs Iteration of setup fizing, Incremental timeng & congection driven placement.

- 3) post placement optimization: before clock The synthesis: (CTS) performs netlist optimization with ideal clocks. It can fix setup, hold, most transf cap violations. It can do placement optimization based on global nouting. It redoes thigh panout Het (then) synthesis.
- 4) post placement optimization after CTS: It optimizes timing with propagated clock. It there to preserve clock speed.
- clock Tree Syntheers (CTS):
 - The goal of clock Tree synthesis (CTS) 12-to manimize. Abero [Skew means Difference in clock and and three at two different segisters] and Insertion delay. cloce is not propagated before CTS. After CTS hold slack should Improve.
- * CTS 15 a process of balancing clock skew and manamaging Anseition delay in order to meet timing, power & other requirements
- * it is a process of distributing clock signal to clock pins based on physical Information.

Roating :

- -* The physical connections are made by routing.
- -* Routing is to provide the connections between the blocks.
- It is to locate a set of wires in nouting space so as to connect all the nets in the rellist.
- At The objective of southing is to minimize total voire length.
- * There are types of approaches are used in routing.



Blobal souting: Generate a loose noute for each net assess a list of nouting segron to Each net controut specifying the actual layout of coires.



2> Detailed Routing: To find the actual Geometry layout of Each net with in the assigned nouting Regions



i) <u>Channel Louting</u>: Channel Louting is a special case of the nouting problem in which coires are connected within the mouting channels.



1) Switch box southing :

Switch box nouting is hauder than channel nouting because we can't expand the switch box to make the room for more wires.


Power delay Extimation:

- -* Analyzing the power consumption of an inverter provider an alternate care in to performance of a logic gate.
- -* circuité can be made to go faite by causing them to buin, more power.
- * power consumption always come at the cost of heat which must be dissipated out of the chip.
- + TO analyze an Inverter with capacitor connected to Ptx outputs.
- * To analyze the power confumption we must consider . both pullup and pull down operation.



- * The CLIE charged or discharged its depends upon the pull up & pull down Transferrer & only one of Transistors is 'ON'.
- * power. 92 consumed when the gate 22 driven there outputs.
- * The power consumed by the Inverter as radependent of
- Power consumption depends on size of capacitive loads at outputs.

Energy remined to charge the capacitor.

$$E_c = \int I_{cl}(t) V_{cl}(t) dt \longrightarrow 3$$

Substitute Equa () & () () () we get.

$$C = \int_{0}^{\infty} \frac{(Vpp-vss)^{2}}{Rp} e^{-tt[Rpct]} \int_{0}^{\infty} [1-e^{-tt[Rpct]}]$$

$$E_{C} = \frac{1}{2} (L (V P D - V S S)^{2} \rightarrow (4)$$

the current through the pull up transister is Iptt) = Icult). -> (5)

the voltage across pullup Transistor 2x Vp(t) = V. e-tt/RpcL) -> (6) Energy resulted to charge capacitor as computed. from a restative (Rp) point of view

$$F_{R} : p(t) = \int_{0}^{\infty} i p(t) v p(t) dt \rightarrow (f)$$

Substitute 28 5 & 6 80 80 D we get

$$E_{R} = \frac{1}{2} c_{L} \left(\frac{V \rho \rho}{R \rho} - \frac{1}{R \rho} \right) e^{-(t/R \rho \alpha)} V \cdot e^{-(t/R \rho \alpha)}$$

$$E_{R} = \int_{0}^{\infty} \left(\frac{V \rho \rho - V s s}{R \rho} \right) e^{-(t/R \rho \alpha)} V \cdot e^{-(t/R \rho \alpha)}$$

$$E_R = \frac{1}{2} C_L (VOD - VSS)^2 \longrightarrow (8)$$

-* Every consumed in discharging the capacitor can also be calculated in the same way. The discharging energy consumption is equal to charging power consumption $E_{C} = \frac{1}{2} (1 (VDD-VSS)^2 \rightarrow 3)$

-# -A single cycle reverses the capacitor to both charge. & discharge so the total energy consumption is from EN (1) & (1) we get: ET= ER+EC= (2 (VDD-VSS)²)

101-11-SUB SYSTEM DESIGN alt-A Subsystem Design Principles:-0 Pipelining -> Pipelining is a relatively simple method for reducing the clock period of Long combinational Operations. -+ pipelining allows large combinational functions to. be broken up into pieces whose delays are in balance with the rest of the system components. 9 Logic combinatio D 9 01 ilp LOGic structure of Pipelined system. -> Pipelining entails introducing a rank of memory elements along a cut through the combinational Logic + we usually want all the outputs to appear on the same clock cycle, which implies that the cut must divide the inputs and outputs into disjoint sets. - The pipelined system still computes the same

Combinational function but that function requires Several cycles to be computed.

-> The number of cycles between the presentation (Value and the appearance of its associated output the Lastency of the pipeline. -> Pipeling cause a great reduce in clock period, but heavy clock period. decreased gains. -> Latency increases linearly. Latency \rightarrow The total delay through the Pipelined system is slightly longer than the combinational Pipeline depth. Fig:- clock period and latency delay. as a function of pipeline depth. -> When pipelining, memory elements can be placed along any wt, the best placement balances delays through the combinational logic. Combinational' B D 9 D CL iP Logi Pipeline with unbalanced stage delays. + if memory elements are placed so that some delay Paths are much longer than others. -> Perfect pipeling balances the delay between ranks of memory elements.

A datapath is both togical and physical structure, it is built from components which perform typical data operations, Such as addition and it has a layout structure which takes advantage of the regular logical design of the data operators. > Datapath include several types of components: stegisters (memory elements) store data, addres and ALUS perform arithmetic, shifters perform bit operations,

Counters may be used for program counters.



Structure of a typical bit-slice datapath. > Rata is often passed between components on one or mae busses, or common connections; the number of buses determines the maximum number of data transfers on a clock cycle and is a primary design parameter of data paths. > A bit slice is a One-bit version of the complete datapath and the n-bit data path is constructed by replicating the bit-slice. > data flows horizontally through the bit-slice along point-to-point connections or buses, while control ?



T. Allbough an individual billword can allow only one ad or write operation at a time, the RAM anay can Support the simultaneous. independent reading or writing OF two words simply by setting the select lines of the two words high at the same time. -> Data paths are almost always made with busses that provide fewer connections at much less cost in -> The system probably doesn't need all data path area. Components to talk to each other Simultaneously, Connections can be shared. -> But these shared connections often require special Chts that take up a small amount of space while Providing adequate speed of communication. out Pseudo nmos bus Circuit design for a bus is as a distributed NOR gate: \rightarrow ckb The common wire forms the NOR gate's output, while Pull downs at the Sources select the source and set NOR gate's Olp. -the 25

→ Pseudo - nmos shown in the above and prechanged Shown in the below fig. The trade off's are also

→ The pseudo-nmos bus is slow but does not require a seperate precharge phase.



 \rightarrow A shifter is most useful for arithmetic operations Since shifting is equivalent to multiplication by Powers of two.

 \rightarrow Simplest shifter is the shift register- which shift by one position per clock cycle.



A harrel shifter can perform n-bit shifter in a ingle combinational function and it has a very efficient layout. Length of shift is determined by position of selected column \rightarrow It can rotate and extend signs as well. The barrel shifter accepts an data bits and n Control signals and produces n olp bits. \rightarrow It shifts by transmitting an n-bit slice of the an data bits to the op. > The position of the transmitted slice is determined by control bits, the Exact operation is determined by the the values placed at the data input. \rightarrow A barrel shifter with n output bits is built from a 2n Vertical by n horizontal array of cells, each of which a single transistor 1 a few-wires. has care of the cell is a transmission gate built + The -from a single n-type transistor -> The control lines ions vertically, ilp data run diagonally + horizontal olp Wires. -> When a column is turned on, all inputs are shorted to the olps. -> The control line values are set so that exactly one is 1, which turns all the transmission gates in a single column. Delay of barrel shifter is largely determined by Parasiter capacitances -> The transmission gates connect the diagonal input wires to the horizontal of wires. 26



Scanned by CamScanner

. Adders -The adder is a digital circuit 4 the basic adder is a funadder. \rightarrow It computes a one-bit sum and carry from two addends and a carry-in. -> Equations for a full adder Sit sum at the ith stage Si = ai D bi D Ci Citi -> carry out of the itstage Citi = aibit aicit bici -> The n bit adder is built from none-bit full adders is known as stipple carry adder. \rightarrow the addition is not complete until the n-1th adder has Computed its Sn-1 output; that result depends on g-ilpand so on down the line. -> The tipple carry adder is area efficient and easy to design but it is slow when n is larger. -> Speeding up the oddler requires speeding up the carry Chain. -> The carry-look ahead adder is one way to speed up the carry computation. -> The Carry look a head adder breaks the Carry Computation into two steps with two intermediate Volues. -> The adder inputs are ai's and bi's in which p(propagate) A G (Generate) are computed. 27

· · · ·

(10) $P_i = a_i + b_i$ G: = a: bi If fiel there is definitely a carry out of the it bit the sum a carry is generated. Of Pi=1 then carry from i-1th bit is propagated to Æ next bit. the $J_{i} = C_{i} \oplus P_{i} + G_{i}$ Citi = Gi D Pici On recursive expanding. $G_{1+1} = G_{1} + P_{1} (G_{1-1} + P_{1-1} \cdot C_{1-1})$ = $G_{i} + P_{i} G_{i-1} + P_{i} P_{i-1} (G_{i-2} + P_{i-2} \cdot G_{i-2}).$ = Gi + Pi Gi-1 + Pi Pi-1 Gi-2 + Pi Pi-1 Pi-2 Gi-2 + There a limit beyond which the larger gates ìS slower than chains of smaller gates, typically 4 are levels of carry can be usually expanded. -> A depth - 4 carry look ahead unit is 50 Po Carry 92 P2 Carry 3 93 P3 Carry 4 GI PI carry 1 FA FA FA FA Sumi Sum 2 SUM3 Simo 1 1 6, b2 b3 bo ai 90 a2 az Of structure carry look ahead a

Scanned by CamScanner

> The Unit takes Pig values from its four associated adders and computes four carry values Each carry Olp. is computed by its own Logic. \rightarrow The carry-look ahead units can be recursively connected to form a tree each unit generates own p+g Values which are used to feed the carry-look ahead at the next level of the tree. Unit -> A simpler scheme is to connect the carry-in's and Carry-auts of the units in a ripple chain. + The Wiring of or the carry-look ahead tree is hard to design and area consuming. ALU'S Design of an ALU Subsystem * thring designed the shifter, we may now turn our Attention to another subsystem of the 4-bit data path. A Convenient and appropriate choice is the ALU. callyin A -4-bit 4-bil 4-bit 5 I/O Port end around registers ALU B shifter carry Control Shift control Control. CONTROL CLOCK CLOCK tig: 4-bit data path for processor (block diagram) * The hearth of the ALU is a 4-bit odder Circuit and it is 28

VININ Delana

Scanned by CamScanner

this which we will actually design, indicating later how may be readily adapted to subtract and perform logical yearing. * A 4-bit adder must take the sum of two 4-bit numbers, A it will be seen we have assumed that all 4-bit quantities are. Presented in Parallel form and that the shifter one has been clearing to accept and shift a 4-bit parallel sum from the Aw * Let us now specify that the sum is to be stored in Parallel at the output of the adder from where it may be feel through the shifter and back to the register Array. * Thus, a single 4-bit data bus is needed from the adder to the shifter and another 4-bit bus is required from shifted of the shifter and another 4-bit bus is required from shifted of the shifter and another 4-bit bus is required from shifted

* As far as the ilp to the odder is concerned, the 2 4-bit Parallel numbers to be added are to be presented in parallel On two 4-bit buses.

* CLOCK signals are required by the ALU as shown.

* The shifter is Unclocked but must be connected to four shift control lines. It is also necessary to provide a "carry out" Slq from the adder and, in the general case, to provide for a Possible "carryin" signal, as indicated in above fig. Design of a 4-bit Adder ⇒ In order to derive the requirements for an n-bit adder, let us first consider the addition of two binary numbers

A+B as follows:

A 10 0 1 1 0 1 0
A 10 0 1 1 0 1 0
B 0 1 1 1 1 1 0 1 0
Arrows indicate 'arry 1'
Carry out New y cournes
* It will be seen that for any column is there will be 3/4
the consponding bits of the ilp numbers, An and Bn, and the
the consponding bits of the ilp numbers, An and Bn, and the
'previous carry' - Carry in
$$(C_{K-1})$$
. It will also be seen that there
'previous carry' - Carry in (C_{K-1}) . It will also be seen that there
'previous carry' - Carry in (C_{K-1}) . It will also be seen that there
'previous carry' - Carry in (C_{K-1}) . It will also be seen that there
'previous carry ' - Carry in (C_{K-1}) . It will also be seen that there
'previous carry of adder element
A standard adder element
A I-bit adder element may now be represented as in
Fig. Note that any number of such elements may be assaded
fig. Note that any number of such element is quite
geneal.
Carry out
n such elements would be castaded to form on n-bit
Eg:-Adder element
* Note also that this standard adder element may itself
be composed from a number of replicated subcets Regularity
and geneality must be aimed at in all levels of achieture.
24



Scanned by CamScanner

MULTIPLIERS

A study of computer arithmetic processes will reveal that the most common requirements are for addition and subtraction, but that there is also a Significant need for a multiplication capability. Although division is obviously useful, it is a much less common requirement and will not be dealt with in this text. The serial - Parallel Multiplies:

3

*This multiplier is the simplest one, the multiplication being considered as a succession of additions.

* Multipliers basic algorithm for multiplication is. * one digit of the multiplier by the full multiplicand is multiplied. Add the result, shifted by the proper Number of bits to the Partial Product.

* Single digit of binary Hultiplication of two bits is Performed by the AND function.

> > Scanned by CamScanner

30



Fig: Arrangement of a 4-bit Serial-Parallel multiplier * Note that D indicates a D flip-flop simple and FA indicates a full adder - or adder bit slice.

* Number A is entered in the right-most 4-bits of the top row of D flipflops which are connected to three further D flip-flops to form a 7-bit shift register to allow the multiplication of number A.

* In some cases, it may be easier to right shift the contents of the Accumulator rather than left shifting A. This approach can be used to eliminate the least ggnificant bits of the product if so desired.

* A further reduction in hordware can result from Noting that the three most significant bits of the Partial product are set to zero initially, and are used Only one by one as the shifting of A proceeds. * The structure Under discussion here is suited only to pasitive or Unsigned operands. If the operands are negative and twos complement encoded then: If the most significant bit of B will have a negative Weight and so subtraction must be performed as last slep I the most significant bit of A must be replicated since I the most significant bit of A must be replicated since Operand A must be Expanded to an bits.

The Braun Array.

*A relatively simple form of parallel adder is the Braun array. All partial products A. bk are computed in Parallel, then collected through a cascaded array of Carry Save adders. At the bottom of the array, an adder is used to convert the carry save form to the required form of output.

* Completion time is fixed by the depth of the array, and by the carry propagation characteristics of the adder. * Notice that this multiplier is suited only to positive Operands Negative Operands can be handled. For Example: Baugh-Wooley multiplier. 31



Multiplication of a's complement signed numbers T Baugh - Wooley multiplier: * It maximizes the regularity of the multiplier logic 4 allows all the partial products to have positive Sign bits. * The multiplier X can be written in binary as. $\chi = \chi_{n-1} \, 2^{n-1} + \sum_{i=n}^{n-2} \, \chi_i \, 2^i$ Where n-> no. of bits in representation y ~ multiplicand P> product . $P = P_{2n-1} 2^{2n-2} + \sum_{i=1}^{2n-2} P_i 2^{i}$ * If some of the product has negative sign then $P = \left[\chi_{n-1} \, y_{n-1} \, 2^{2n-2} + \Xi \, \Xi \, \chi_i \, y_i \, 2^{i+j} \right] - \left[\Xi \left(\chi_{n-1} \, y_i + \, y_{n-1} \, \chi_i \right)^{n-l+i} \right]$ * To move the negative signed partial products to last steps 4 to add the negation of the the Partial product rather than subtract. The final form: $P = 2^{n-1} \left[-2^{n} + 2^{n-1} + \overline{x}_{n-1} + 2^{n-1} + x_{n-1} + \sum_{i=0}^{n-2} x_{n-i} \overline{y}_{i} 2^{i} \right]$ * Each partial product is formed with AND functions & the partial products are all added together. 32

The Modified Booth's Algorithm:

* Another Approach which avoids having many idle Cells in a cellular multiplier as well as reducing the number of cycles compared with the Serial-parallel multiplier is the use of the so-called modified Booth's algorithm.

* In principle, the modified algorithm requires rewriting the multiplicand in such a way that half the bits are 0.

* Booth's algorithm takes advantage of the fact that adder-Subtractor is nearly as fast and small as a simple adder.

* The most common form of Booth's algorithm tooks a 3 bits of multiplier at a time to perform two stages of the multiplication.

* considering 2's complement of multiplier y.

 $\begin{aligned} y &= (-2)^{n} y_{n} + 2^{n-1} y_{n-1} + 2^{n-2} y_{n-2} + \dots \\ & \left[2^{a} - 2^{a+1} - 2^{a} \right] \\ \therefore y &= 2^{n} \left(y_{n-1} - y_{n} \right) + 2^{n-1} \left(y_{n-2} - y_{n-1} \right) + 2^{n-2} \left(y_{n-3} - y_{n-2} \right) \\ & \text{Extracting 2 terms} \\ & 2^{n} \left(y_{n+1} - y_{n} \right) + 2^{n-1} \left(y_{n-2} - y_{n-1} \right). \end{aligned}$

* the right hand term can be used to add x to.

Antial products while the left hand term can add 2x. # If y₋₁ = y_n, the left hand term does not contribute to the partial product. By picking 3 bits of y at a time, we can determine while to add or Subtract x or 2x. to the partial product. # Each 3 bit Value. Overlaps with its neighbours by 1 bit.

Actions during Booth multiplication:-

Y: Yi-1 Yi-2	increment.
000	0
0_0_1	X
010	×
011	۶x
100	-28
101	-2X
i I D	- X ·
	0
	· · · · ·

 $for g: \chi = 011001 (2510), y = 101110 (-1810),$ $P_{i} = i^{th} Partial Product$ at start $P_{0} = 0000 00000000 (two 6 bit nos give an 11$ bit result) $1 \cdot y_{i}y_{0}y_{-1} = 100, so P_{1} = P_{0} - (10.011001) = 1111001110$ 33



Parity Generators * parity Generation is a function related to binary addition. * parity generator detectors whether the <u>no</u> of ones in

an input is even or odd. * Parity generators are most widely used to generate the parity of 16 bit or 32 bit word The function is

given by

Parity = $A_0 \oplus A_1 \oplus A_2 \oplus A_3 - - - - \oplus A_n$.

* The Circuits for the generation of parity bits. Checking the Parity of a given word can be designed using gates.

* The conventional implementation of parity generator.



* It may be implemented as a column with a tree routing channel computing X-OR gates on a data pattern. * A dynamic Version of Paraty generator is.

Scanned by CamScanner





Scanned by CamScanner



Zero One Detector

Large fan-in OR gates or large fan-in AND gates. Are required for detecting all zeros or ones on wide Words. One and zero-detector Circuit built with a tree Of AND gates is given below.



One & Zero Detect Circuit Tree

* The delay to the olp is X log N * Where, N = The bit width of the Word. * If the Word being checked has a natural skew in the Output the designer might consider mimiching the adder delay in zero or one detector is given below. Agure (One I zero detect ckt ripple)

Attere, alternately NAND and NOR gates have been used. Fath "has log N stages. the path logical effort is $fand(N) = \left(\frac{4}{3}\right)^{\log_2 N} = N^{\log_2 \frac{4}{3}} = N^{0.415}$ One + Zero detect cut Ripple a(7) _0 Q<67 0 >0-Q<57 ---acy7-1-Do 0 a<37-0<27-1-00-Q<1> 0 0.<0> 0 * In this case delay from the last changing output to zero or one detect is a constant one gate delay. * A small and fast zerolone detection cut for word Widths of less than 32 bits is the pseudo nmos NOR gate * At large word widths, self-loading may require the Pseudo-nmos gate to be split into 8 or 16 bit chunks. Counters * Binary counters are used to cycle through a sequence of binary numbers * Binary Counters are classified into 2 types. 1. Asynchronous Counters. 2. Synchronous Counters. 1. Asynchronous Counters: counter whose outputs can change at varying A 37







* A multipleter on the Disput of an a solution of the loaded in to the register for initialization. An XOR implemented with multipleter provides the counter structure as shown in fig (3). * The multipleter on the register D-input provides the XOR the a reset register allows initialization. * Depending upon the carry input value the multipleter selects scanned by CamScanner



Scanned by CamScanner

60	
Categorizing Memory types:-	
Volatile Structured Memories an	e: Static RAM (S RAM)
	Dynamic RAM (DRAIN)
* It requires power be applied continuously or else the	
memory will lose its contents.	
Non volatile memories : EPROM	
ELO	ch
Fu	51) M
NU Kassa their content ever	when power removed,
> heeps their when even when I have type RAM is a	
-> Both RAM, ROM are Rondom Access gi	
Sequential CKt. ROM is C	L Combinational Cit
Static RAM	Dynamic RAM.
1: TO static RAM information	1. In Dynamic RAM information
stored in the form of vortage.	Stored in the form of charge.
2. static RAM Constructed Using	& Dynamic RAM constructed
BJT'S	Using MOSFET'S
s it occupies more space	3. It accupies less space
S. It occupies more i	(Here 6 bits can store instead
	of 1bit in s.R).
4. Power Consumption is more	4. power Consumption is less
5. No Refresh Ckt is required	5. Refresh Cht is required for
о , , , , , , , , , , , , , , , , , , ,	every 2msec.
6. package density poor.	6. Good package density
7. It is faster than Dynamic	7. It is slower.
RAM	
RUM: The Rom is Very often used to implement a complex combinational cit in one IC package and thus eliminate all interconnecting Wires. Types of Roms - PROM - EEPROM | E² PROM | EAROM

Frogrammable Read only Memory:-

·

It is also called as masked ROM. This allows the user to Store data. The blowing of fuses is done according to the truth table. If the hardwore procedure for programming PROM is irreversible i.e; if once program, the pattern is Permanent and can't be altered to change the bit Pattern, the entire unit must be discarded. The fuses are made by using Nichrome/ polycrystaline material. EPROM (Frasable PROM)

Erasable programmable Read only memory. Here the information is stored using FAMOS technology (i-e Using floating gate Avalanche injection Mos) Here the programming is electrically crasing is by high intensity or light, but the disadvantage is a single bit/group of bits not possible to crose + Erosing time is also more. EEPROM / EAROM

Electrically Erasable PROM/ Electrically alternable Rom here the programming + frasing both electrically. Here Nitrable Metal Oxide Semiconductors is used. 40

(26) Advantage: A single bill group of bits can exased this erasing time is few sec. Disodvantage: It is Costly. Flash: Flash also require a more complicated process to > Flash is a type of programmable memory that is block or page addressable. 1. Another memory type that allows the memory data to remain When power is removed in the ROM. a. The most common embedded memory in the chip is the "hiddlen Mask programmable ROM in which the memory array contents installed during manufacturing. Process. are 3 Once the data is installed with in the Rom memory it Can be altered w/o reprocessing the silicon. Architecture Of generic RAM ROM System:memory cells Decoders 8 2 rows x 2 m-K : columns Address Word length = 16. ROW Line Amplifier Bit DATA -JN -Multiplexer column DATA OUT

Scanned by CamScanner

what is parity bit:

The parity generating technique is one of the most widely used error detection techniques for the data transmission. In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0s (of data bits) to 1s and 1s to 0s.

Hence, **parity bit** is added to the word containing data in order to make number of 1s either even or odd. Thus it is used to detect errors, during the transmission of binary data. The message containing the data bits along with parity bit is transmitted from transmitter node to receiver node.

At the receiving end, the number of 1s in the message is counted and if it doesn't match with the transmitted one, then it means there is an error in the data.

parity generator and checker:

A parity generator is a combinational logic circuit that generates the parity bit in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called parity checker. A combined circuit or devices of parity generators and parity checkers are commonly used in digital systems to detect the single bit errors in the transmitted data word.

The sum of the data bits and parity bits can be even or odd . In even parity, the added parity bit will make the total number of 1s an even amount whereas in odd parity the added parity bit will make the total number of 1s odd amount.

The basic principle involved in the implementation of parity circuits is that sum of odd number of 1s is always 1 and sum of even number of 1s is always zero. Such error detecting and correction can be implemented by using Ex-OR gates (since Ex-OR gate produce zero output when there are even number of inputs).

To produce two bits sum, one Ex-OR gate is sufficient whereas for adding three bits two Ex-OR gates are required as shown in below figure.

Parity Generator:

It is combinational circuit that accepts an n-1 bit stream data and generates the additional bit that is to be transmitted with the bit stream. This additional or extra bit is termed as a parity bit.

In even parity bit scheme, the parity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream.

In **odd parity** bit scheme, the parity bit is '**1**' if there are **even number of 1**s in the data stream and the parity bit is '**0**' if there are **odd number of 1s** in the data stream. Let us discuss both even and odd parity generators.

Even Parity Generator

Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.

The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

3-	bit messa	ge	Even parity bit generator (P)	
Α	В	С	Y	
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

The K-map simplification for 3-bit message even parity generator is



From the above truth table, the simplified expression of the parity bit can be written as

$$P = \overline{A} \ \overline{B} \ C + \overline{A} \ B \ \overline{C} + A \ \overline{B} \ \overline{C} + A \ B \ C$$
$$= \overline{A} (\overline{B} \ C + \underline{B} \ \overline{C}) + A (\overline{B} \ \overline{C} + B \ C)$$
$$= \overline{A} (B \oplus C) + A (\overline{B} \oplus \overline{C})$$
$$P = A \oplus B \oplus C$$

The above expression can be implemented by using two Ex-OR gates. The logic diagram of even parity generator with two Ex - OR gates is shown below. The three bit message along with the parity generated by this circuit which is transmitted to the receiving end where parity checker circuit checks whether any error is present or not.



Parity Generator:

It is combinational circuit that accepts an n-1 bit stream data and generates the additional bit that is to be transmitted with the bit stream. This additional or extra bit is termed as a parity bit.

In even parity bit scheme, the parity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream.

In **odd parity** bit scheme, the parity bit is '**1**' if there are **even number of 1**s in the data stream and the parity bit is '**0**' if there are **odd number of 1s** in the data stream. Let us discuss both even and odd parity generators.

Even Parity Generator

Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.

The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

3-	bit messa	ge	Even parity bit generator (P)	
A	В	С	Y	
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

The K-map simplification for 3-bit message even parity generator is



From the above truth table, the simplified expression of the parity bit can be written as

 $P = \overline{A} \ \overline{B} \ C + \overline{A} \ B \ \overline{C} + A \ \overline{B} \ \overline{C} + A \ B \ C$ $= \overline{A} (\overline{B} \ C + \underline{B} \ \overline{C}) + A (\overline{B} \ \overline{C} + B \ C)$ $= \overline{A} (B \oplus C) + A (\overline{B} \oplus C)$ $P = A \oplus B \oplus C$

The above expression can be implemented by using two Ex-OR gates. The logic diagram of even parity generator with two Ex - OR gates is shown below. The three bit message along with the parity generated by this circuit which is transmitted to the receiving end where parity checker circuit checks whether any error is present or not.

To generate the even parity bit for a 4-bit data, three Ex-OR gates are required to add the 4-bits and their sum will be the parity bit.



Odd Parity Generator

Let us consider that the 3-bit data is to be transmitted with an odd parity bit. The three inputs are A, B and C and P is the output parity bit. The total number of bits must be odd in order to generate the odd parity bit.

In the given truth table below, 1 is placed in the parity bit in order to make the total number of bits odd when the total number of 1s in the truth table is even.

	3-bit messa	ge	Odd parity bit generator (P	
Α	В	с	Y	
0	0	0	1	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	0	

The truth table of the odd parity generator can be simplified by using K-map as



The output parity bit expression for this generator circuit is obtained as

$P = A \bigoplus B Ex-NOR C$

The above Boolean expression can be implemented by using one Ex-OR gate and one Ex-NOR gate in order to design a 3-bit odd parity generator.

The logic circuit of this generator is shown in below figure , in which . two inputs are applied at one Ex-OR gate, and this Ex-OR output and third input is applied to the Ex-NOR gate , to produce the odd parity bit. It is also possible to design this circuit by using two Ex-OR gates and one NOT gate.



Parity Check

It is a logic circuit that checks for possible errors in the transmission. This circuit can be an even parity checker or odd parity checker depending on the type of parity generated at the transmission end. When this circuit is used as even parity checker, the number of input bits must always be even.

When a parity error occurs, the 'sum even' output goes low and 'sum odd' output goes high. If this logic circuit is used as an odd parity checker, the number of input bits should be odd, but if an error occurs the 'sum odd' output goes low and 'sum even' output goes high.

Even Parity Checker

Consider that three input message along with even parity bit is generated at the transmitting end. These 4 bits are applied as input to the parity checker circuit which checks the possibility of error on the data. Since the data is transmitted with even parity, four bits received at circuit must have an even number of 1s.

If any error occurs, the received message consists of odd number of 1s. The output of the parity checker is denoted by PEC (parity error check).

The below table shows the truth table for the even parity checker in which PEC = 1 if the error occurs, i.e., the four bits received have odd number of 1s and PEC = 0 if no error occurs, i.e., if the 4-bit message has even number of 1s.

4-	bit receive	ed messag	Devites annual should C	
A	B	С	Р	Parity error cneck Cp
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

The above truth table can be simplified using K-map as shown below.



 $PEC = \overline{A} \ \overline{B} \ (\overline{C} \ D + \underline{C}, \overline{D}) + \overline{A} \ B \ (\overline{C} \ \overline{D} + C \ D) + A \ B \ (\overline{C} \ D + C \ \overline{D}) + A \ \overline{B} \ (\overline{C} \ \overline{D} + C \ D)$ $= \overline{A} \ \overline{B} \ (C \oplus D) + \overline{A} \ B \ (\overline{C} \oplus D) + A \ B \ (C \oplus D) + A \ \overline{B} \ (\overline{C} \oplus D)$ $= (\overline{A} \ \overline{B} + A \ B) \ (C \oplus D) + (\overline{A} \ B + \underline{A}, \overline{B}) \ (\overline{C} \oplus D)$ $= (A \oplus B) \oplus (C \oplus D)$

The above logic expression for the even parity checker can be implemented by using three Ex-OR gates as shown in figure. If the received message consists of five bits, then one more Ex-OR gate is required for the even parity checking.



Odd Parity Checker

Consider that a three bit message along with odd parity bit is transmitted at the transmitting end. Odd parity checker circuit receives these 4 bits and checks whether any error are present in the data.

If the total number of 1s in the data is odd, then it indicates no error, whereas if the total number of 1s is even then it indicates the error since the data is transmitted with odd parity at transmitting end.

The below figure shows the truth table for odd parity generator where PEC = 1 if the 4-bit message received consists of **even number of 1s** (hence the error occurred) and PEC = 0 if the message contains **odd number of 1s** (that means no error).

4-bit received message				
A	В	С	Р	Parity error cneck Cp
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

The expression for the PEC in the above truth table can be simplified by K-map as shown below.



After simplification, the final expression for the PEC is obtained as

PEC = (A Ex-NOR B) Ex-NOR (C Ex-NOR D)

The expression for the odd parity checker can be designed by using three Ex-NOR gates as shown below.



Parity Generator/Checker ICs:

There are different types of parity generator /checker ICs are available with different input configurations such as 5-bit, 4-bit, 9-bit, 12-bit, etc. A most commonly used and standard type of parity generator/checker IC is 74180.

It is a 9-bit parity generator or checker used to detect errors in high speed data transmission or data retrieval systems. The figure below shows the pin diagram of 74180 IC.

This IC can be used to generate a 9-bit odd or even parity code or it can be used to check for odd or even parity in a 9-bit code (8 data bits and one parity bit).



This IC consists of eight parity inputs from A through H and two cascading inputs. There are two outputs even sum and odd sum. In implementing generator or checker circuits, unused parity bits must be tied to logic zero and the cascading inputs must not be equal.





Another common and very useful combinational logic circuit is that of the **Digital Comparator** circuit. Digital or Binary Comparators are made up from standard AND, NOR and NOT gates that compare the digital signals present at their input terminals and produce an output depending upon the condition of those inputs.

For example, along with being able to add and subtract binary numbers we need to be able to compare them and determine whether the value of input A is greater than, smaller than or equal to the value at input B etc. The digital comparator accomplishes this using several logic gates that operate on the principles of *Boolean Algebra*. There are two main types of **Digital Comparator** available and these are.

- 1. Identity Comparator an *Identity Comparator* is a digital comparator that has only one output terminal for when A = B either "HIGH" A = B = 1 or "LOW" A = B = 0
- 2. Magnitude Comparator a *Magnitude Comparator* is a digital comparator which has three output terminals, one each for equality, A = B greater than, A > B and less than A < B

The purpose of a **Digital Comparator** is to compare a set of variables or unknown numbers, for example A (A1, A2, A3, An, etc) against that of a constant or unknown value such as B (B1, B2, B3, Bn, etc) and produce an output condition or flag depending upon the result of the comparison. For example, a magnitude comparator of two 1-bits, (A and B) inputs would produce the following three output conditions when compared to each other.

$A \ge B, A = B, A \le B$

Which means: A is greater than B, A is equal to B, and A is less than B

This is useful if we want to compare two variables and want to produce an output when any of the above three conditions are achieved. For example, produce an output from a counter when a certain count number is reached. Consider the simple 1-bit comparator below.

1-bit Digital Comparator Circuit



Then the operation of a 1-bit digital comparator is given in the following Truth Table.

Digital Comparator Truth Table

Inputs		Outputs	Outputs				
В	А	A > B	A = B	A < B			
0	0	0	1	0			
0	1	1	0	0			
1	0	0	0	1			
1	1	0	1	0			

You may notice two distinct features about the comparator from the above truth table. Firstly, the circuit does not distinguish between either two "0" or two "1"'s as an output A = B is produced when they are both equal, either A = B = "0" or A = B = "1". Secondly, the output condition for A = B resembles that of a commonly available logic gate, the Exclusive-NOR or Ex-NOR function (equivalence) on each of the n-bits giving: $Q = A \bigoplus B$

Digital comparators actually use Exclusive-NOR gates within their design for comparing their respective pairs of bits. When we are comparing two binary or BCD values or variables against each other, we are comparing the "magnitude" of these values, a logic "0" against a logic "1" which is where the term **Magnitude Comparator** comes from.

As well as comparing individual bits, we can design larger bit comparators by cascading together n of these and produce a n-bit comparator just as we did for the n-bit adder in the previous tutorial. Multi-bit comparators can be constructed to compare whole binary or BCD words to produce an output if one word is larger, equal to or less than the other.

A very good example of this is the 4-bit **Magnitude Comparator**. Here, two 4-bit words ("nibbles") are compared to each other to produce the relevant output with one word connected to inputs A and the other to be compared against connected to input B as shown below.



4-bit Magnitude Comparator

Some commercially available digital comparators such as the TTL 74LS85 or CMOS 4063 4bit magnitude comparator have additional input terminals that allow more individual comparators to be "cascaded" together to compare words larger than 4-bits with magnitude comparators of "n"-bits being produced. These cascading inputs are connected directly to the corresponding outputs of the previous comparator as shown to compare 8, 16 or even 32-bit words.

8-bit Word Comparator:



When comparing large binary or BCD numbers like the example above, to save time the comparator starts by comparing the highest-order bit (MSB) first. If equality exists, A = B then it compares the next lowest bit and so on until it reaches the lowest-order bit, (LSB). If equality still exists then the two numbers are defined as being equal.

If inequality is found, either A > B or A < B the relationship between the two numbers is determined and the comparison between any additional lower order bits stops. **Digital Comparator** are used widely in Analogue-to-Digital converters, (ADC) and Arithmetic Logic Units, (ALU) to perform a variety of arithmetic operations.

<u>UNIT IV</u>

SUBSYSTEM DESIGN

Objectives: At the end of this unit we will be able to understand

- Design consideration, problem and solution
- Design processes
- Basic digital processor structure
- Data path
- Bus Architecture
- Design 4 bit shifter
- Design of ALU subsystem
- 4 bit Adder

General Considerations:

- Lower unit cost
- Higher reliability
- Lower power dissipation, lower weight and lower volume
- Better performance
- Enhanced repeatability
- Possibility of reduced design/development periods

Some Problems :

- 1. How to design complex systems in a reasonable time & with reasonable effort.
- 2. The nature of architectures best suited to take full advantage of VLSI and the technology
- 3. The testability of large/complex systems once implemented on silicon

Some Solution

Problem 1 & 3 are greatly reduced if two aspects of standard practices are accepted.

- 1. a) Top-down design approach with adequate CAD toolsto do the job
 - b) Partitioning the system sensibly
 - c) Aiming for simple interconnections
 - d) High regularity within subsystem
 - e) Generate and then verify each section of the design
- 2. Devote significant portion of total chip area to test and diagnostic facility
- 3. Select architectures that allow design objectives and high regularity in realization

Illustration of design processes

- 1. Structured design begins with the concept of hierarchy
- 2. It is possible to divide any complex function into less complex sub functions that is up to leaf cells

- 3. Process is known as top-down design
- 4. As a systems complexity increases, its organization changes as different factors become relevant to its creation
- 5. Coupling can be used as a measure of how much sub models interact
- 6. It is crucial that components interacting with high frequency be physically proximate, since one may pay severe penalties for long, high-bandwidth interconnects
- 7. Concurrency should be exploited it is desirable that all gates on the chip do useful work most of the time
- 8. Because technology changes so fast, the adaptation to a new process must occur in a short time.

Hence representing a design several approaches are possible. They are:

- Conventional circuit symbols
- Logic symbols
- Stick diagram
- Any mixture of logic symbols and stick diagram that is convenient at a stage
- Mask layouts
- Architectural block diagrams and floor plans

General arrangements of a 4 – bit arithmetic processor

The basic architecture of **digital processor structure** is as shown below in figure

Here the design of datapath is only considered.



Figure 6.1: Basic digital processor structure

Datapath is as shown below in figure 6.2. It is seen that the structure comprises of a unit which processes data applied at one port and presents its output at a second port. Alternatively, the two data ports may be combined as a single bidirectional port if storage facilities exist in the datapath. Control over the functions to be performed is effected by control signals as shown



Communication strategy for the datapath

Datapath can be decomposed into blocks showing the main subunits as in figure 3. In doing so it is useful to anticipate a possible floor plan to show the planned relative decomposition of the subunits on the chip and hence on the mask layouts.



Subunits and basic interconnection for datapath

Nature of the bus architecture linking the subunits is discussed below. Some of the possibilities are:

One bus architecture:



Sequence:

- 1. 1st operand from registers to ALU. Operand is stored there.
- 2. 2nd operand from register to ALU and added.
- 3. Result is passed through shifter and stored in the register

Two bus architecture:



Two bus architecture

Sequence:

- 1. Two operands (A & B) are sent from register(s) to ALU & are operated upon, result S in ALU.
- 2. Result is passed through the shifter & stored in registers.

Three bus architecture:



Three bus architecture

Sequence:

Two operands (A & B) are sent from registers, operated upon, and shifted result (S) returned to another register, all in same clock period.

In pursuing this design exercise, it was decided to implement the structure with a 2 – bus architecture. A tentative floor plan of the proposed design which includes some form of interface to the parent system data bus is shown in figure



Tentative floor plan for 4 – bit datapath

The proposed processor will be seen to comprise a register array in which 4-bit numbers can be stored, either from an I/O port or from the output of the ALU via a shifter. Numbers from the register array can be fedin pairs to the ALU to be added (or subtracted) and the result can be shifted or not. The data connections between the I/O port, ALU, and shifter must be in the form of 4-bitbuses. Also, each of the blocks must connected to control lines so that its function may be defined for any of a range of possible operations.

During the design process, and in particular when defining the interconnection strategy and designing the stick diagrams, care must be taken in allocating the layers to the various data or control paths. Points to be noted:

Metal can cross poly or diffusion Poly crossing diffusion form a transistor Whenever lines touch on the same level an interconnection is formed Simple contacts can be used to join diffusion or poly to metal.

Buried contacts or a butting contacts can be used to join diffusion and poly Each layer has particular electrical properties which must be taken into account For CMOS layouts, p-and n-diffusion wires must not directly join each other Nor may they cross either a p-well or an n-well boundary

Design of a 4-bit shifter

Any general purpose n-bit shifter should be able toshift incoming data by up to n - 1 place in a right-shift or left-shift direction. Further specifying that all shifts should be on an endaround basis, so that any bit shifted out at one end of a data word will be shifted in at the other end of the word, then the problem of right shift or left shift is greatly eased. It can be analyzed that for a 4-bit word, that a 1-bit shift right is equivalent to a 3-bit shift left and a 2bit shift right is equivalent to a 2-bit left etc. Hence, the design of either shift right or left can be done. Here thedesign is of shift right by 0, 1, 2, or 3 places. The shifter must have:

- input from a four line parallel data bus
- four output lines for the shifted data
- means of transferring input data to output lines with any shift from 0 to 3 bits

Consider a direct MOS switch implementation of a 4 X 4 crossbar switches shown in figure 6.8. The arrangement is general and may be expanded to accommodate n-bit inputs/outputs. In this arrangement any input can be connected to any or all the outputs.

Furthermore, 16 control signals (sw00 - sw15), one for each transistor switch, must be provided to drive the crossbar switch, and such complexity is highly undesirable.



4 X 4 crossbar switch

An adaptation of this arrangement recognizes the fact that we couple the switch gates together in groups of four and also form four separate groups corresponding to shifts of zero, one, two and three bits. The resulting arrangement is known as a barrel shifter and a 4 X 4 barrel shifter circuit diagram is as shown in the figure



barrel shifter

The interbus switches have their gate inputs connected in a staircase fashion in groups of four and there are now four shift control inputs which must be mutually exclusive in the active state. CMOS transmission gates may be used in place of the simple pass transistor switches if appropriate. Barrel shifter connects the input lines representing a word to a group of output lines withthe required shift determined by its control inputs (sh0, sh1, sh2, sh3). Control inputs also determine the direction of the shift.

If input word has n - bits and shifts from 0 to n-1bit positions are to be implemented.

To summaries the design steps

Set out the specifications
Partition the architecture into subsystems
Set a tentative floor plan
Determine the interconnects
Choose layers for the bus & control lines
Conceive a regular architecture
Develop stick diagram
Produce mask layouts for standard cell
Cascade & replicate standard cells as required to complete the design

Design of an ALU subsystem

Having designed the shifter, we shall design another subsystem of the 4-bit data path. An appropriate choice is ALU as shown in the figure below.



4-bit data path for processor

The heart of the ALU is a 4-bit adder circuit. A 4-bit adder must take sum of two 4-bit numbers, and there is an assumption that all 4-bit quantities are presented in parallel form and that the shifter circuit is designed to accept and shift a 4-bit parallel sum from the ALU. The sum is to be stored in parallel at theoutput of the adder from where it is fed through the shifter and back to the register array. Therefore, a single 4-bit data bus is needed from the adder to the shifter and another 4-bit bus is required from the shifted output back to the register

array. Hence, for an adder two 4-bit parallel numbers are fed on two 4-bit buses. The clock signal is also required to the adder, during which the inputs are given and sum is generated. The shifter is unclocked but must be connected to four shift control lines.

Design of a 4-bit adder:

The truth table of binary adder is as shown in table

Inputs				Outputs	
A _k	B _k	C _{k-1}	$\mathbf{S}_{\mathbf{k}}$	C _k	
0	0	0	0	0	
0	1	0	1	0	
1	0	0	1	0	
1	1	0	0	1	
0	0	1	1	0	
0	1	1	0	1	
1	0	1	0	1	
1	1	1	1	1	

As seen from the table any column k there will be three inputs namely A_k , B_k as present input number and C_{k-1} as the previous carry. It can also be seen that there are two outputs sum S_k and carry C_k .

From the table one form of the equation is: Sum $S_k = H_kC_{k-l}' + H_k'C_{k-1}$ New carry $C_k = A_kB_k + H_kc_{k-1}$ Where Half sum $H_k = A_k'B_k + A_k B_k'$

Adder element requirements

Table 6.1 reveals that the adder requirement may be stated as:

 $\begin{array}{ccc} If & A_k = B_k & \text{then} & S_k = C_{k\text{-}1} \\ Else & S_k = C_{k\text{-}1}' \\ \text{And for the carry } C_k \\ If & A_k = B_k & \text{then} & C_k = A_k = B_k \\ Else & C_k = C_{k\text{-}1} \end{array}$

Thus the standard adder element for 1-bit is as shown in the figure 6.11.



Implementing ALU functions with an adder:

An ALU must be able to add and subtract two binary numbers, perform logical operations such as And, Or and Equality (Ex-or) functions. Subtraction can be performed by taking 2's complement of the negative number and perform the further addition. It is desirable to keep the architecture as simple as possible, and also see that the adder performs the logical operations also. Hence let us examine the possibility.

The adder equations are: Sum $S_k = H_kC_{k-1}' + H_k'C_{k-1}$ New carry $C_k = A_kB_k + H_kC_{k-1}$ Where Half sum $H_k = A_k'B_k + A_k B_k'$ Let us consider the sum output, if the previous carry is at logical 0, then $S_k = H_k$. $1 + H_k'$. 0 $S_k = H_k = A_k'B_k + A_k B_k' - An Ex-or operation$ Now, if C_{k-1} is logically 1, then $S_k = H_k$. $0 + H_k'$. 1 $S_k = H_k' - An Ex$ -Nor operation

Next, consider the carry output of each element, first C_{k-1} is held at logical 0, then $C_k = A_k B_k + H_k \cdot 0$ $C_k = A_k B_k - An And operation$ Now if C_{k-1} is at logical 1, then $C_k = A_k B_k + H_k \cdot 1$ On solving $C_k = A_k + B_k - An$ Or operation

The adder element implementing both the arithmetic and logical functions can be implemented as shown in the figure 6.12.



Figure 6.12: 1-bit adder element The above can be cascaded to form 4-bit ALU.

A further consideration of adders

Generation:

This principle of generation allows the system to take advantage of the occurrences " $a_k=b_k$ ". In both cases ($a_k=1$ or $a_k=0$) the carry bit will be known. **Propagation:**

If we are able to localize a chain of bits $a_k a_{k+1}...a_{k+p}$ and $b_k b_{k+1}...b_{k+p}$ for which a_k not equal to b_k for k in [k,k+p], then the output carry bit of this chain will be equal to the input carry bit of the chain.

These remarks constitute the principle of generation and propagation used to speed the addition of two numbers.

All adders which use this principle calculate in a first stage.

$$p_k = a_k \text{ XOR } b_k$$
$$g_k = a_k b_k$$



Manchester carry - chain

This implementation can be very performant (20 transistors) depending on the way the XOR function is built. The carry propagation of the carry is controlled by the output of the XOR gate. The generation of the carry is directly made by the function at the bottom. When both input signals are 1, then the inverse output carry is 0.



Figure-6.12: An adder with propagation signal controlling the pass-gate

In the schematic of Figure 6.12, the carry passes through a complete transmission gate. If the carry path is precharged to VDD, the transmission gate is then reduced to a simple NMOS transistor. In the same way the PMOS transistors of the carry generation is removed. One gets a Manchester cell.



Figure-6.13: The Manchester cell

The Manchester cell is very fast, but a large set of such cascaded cells would be slow. This is due to the distributed RC effect and the body effect making the propagation time grow with the square of the number of cells. Practically, an inverter is added every four cells, like in Figure 6.14.



Figure-6.14: The Manchester carry cell

Adder Enhancement techniques

The operands of addition are the addend and the augend. The addend is added to the augend to form the sum. In most computers, the augmented operand (the augend) is replaced by the sum, whereas the addend is unchanged. High speed adders are not only for addition but also for subtraction, multiplication and division. The speed of a digital processor depends heavily on the speed of adders. The adders add vectors of bits and the principal problem is to speed- up the carry signal. A traditional and non optimized four bit adder can be made by the use of the generic one-bit adder cell connected one to the other. It is the ripple carry adder. In this case, the sum resulting at each stage need to wait for the incoming carry signal to perform the sum operation. The carry propagation can be speed-up in two ways. The first –and most obvious– way is to use a faster logic circuit technology. The second way is to generate carries by means of forecasting logic that does not rely on the carry signal being rippled from stage to stage of the adder.

The Carry-Skip Adder

Depending on the position at which a carry signal has been generated, the propagation time can be variable. In the best case, when there is no carry generation, the addition time will only take into account the time to propagate the carry signal. Figure 6.15 is an example illustrating a carry signal generated twice, with the input carry being equal to 0. In this case three simultaneous carry propagations occur. The longest is the second, which takes 7 cell delays (it starts at the 4th position and ends at the 11th position). So the addition time of these two numbers with this 16-bits Ripple Carry Adder is 7.k + k', where k is the delay cell and k' is the time needed to compute the 11th sum bit using the 11th carry-in.

With a Ripple Carry Adder, if the input bits Ai and Bi are different for all position i, then the carry signal is propagated at all positions (thus never generated), and the addition is completed when the carry signal has propagated through the whole adder. In this case, the Ripple Carry Adder is as slow as it is large. Actually, Ripple Carry Adders are fast only for some configurations of the input words, where carry signals are generated at some positions.

Carry Skip Adders take advantage both of the generation or the propagation of the carry signal. They are divided into blocks, where a special circuit detects quickly if all the bits to be added are different (Pi = 1 in all the block). The signal produced by this circuit will be called block propagation signal. If the carry is propagated at all positions in the block, then the carry signal entering into the block can directly bypass it and so be transmitted through a multiplexer to the next block. As soon as the carry signal is transmitted to a block, it starts to propagate through the block, as if it had been generated at the beginning of the block. Figure 6.16 shows the structure of a 24-bits Carry Skip Adder, divided into 4 blocks.





Figure-6.16: Block diagram of a carry skip adder

Optimization of the carry skip adder

It becomes now obvious that there exist a trade-off between the speed and the size of the blocks. In this part we analyze the division of the adder into blocks of equal size. Let us denote k1 the time needed by the carry signal to propagate through an adder cell, and k2 the time it needs to skip over one block. Suppose the N-bit Carry Skip Adder is divided into M blocks, and each block contains P adder cells. The actual addition time of a Ripple Carry Adder depends on the configuration of the input words. The completion time may be small but it also may reach the worst case, when all adder cells propagate the carry signal. In the same way, we must evaluate the worst carry propagation time for the Carry Skip Adder. The worst case of carry propagation is depicted in Figure 6.17.



Figure-6.17: Worst case carry propagation for Carry Skip adder

The configuration of the input words is such that a carry signal is generated at the beginning of the first block. Then this carry signal is propagated by all the succeeding adder cells but the last which generates another carry signal. In the first and the last block the block propagation signal is equal to 0, so the entering carry signal is not transmitted to the next block. Consequently, in the first block, the last adder cells must wait for the carry signal, which comes from the first cell of the first block. When going out of the first

block, the carry signal is distributed to the 2^{nd} , 3^{rd} and last block, where it propagates. In these blocks, the carry signals propagate almost simultaneously (we must account for the multiplexer delays). Any other situation leads to a better case. Suppose for instance that the 2^{nd} block does not propagate the carry signal (its block propagation signal is equal to zero), then it means that a carry signal is generated inside. This carry signal starts to propagate as soon as the input bits are settled. In other words, at the beginning of the addition, there exist two sources for the carry signals. The paths of these carry signals are shorter than the carry path of the worst case. Let us formalize that the total adder is made of N adder cells. It contains M blocks of P adder cells. The total of adder cells is then

N=M.P

The time T needed by the carry signal to propagate through P adder cells is

 $T=k_1.P$

The time T' needed by the carry signal to skip through M adder blocks is

 $T'=k_2.M$

The problem to solve is to minimize the worst case delay which is:

$$T_{\text{worstcase}} = 2 \cdot \mathbf{P} \cdot \mathbf{k}_1 + (\mathbf{M} - 2) \cdot \mathbf{k}_2$$
$$T_{\text{worstcase}} = 2 \cdot \frac{\mathbf{N}}{\mathbf{M}} \cdot \mathbf{k}_1 + (\mathbf{M} - 2) \cdot \mathbf{k}_2$$

The Carry-Select Adder

This type of adder is not as fast as the Carry Look Ahead (CLA) presented in a next section. However, despite its bigger amount of hardware needed, it has an interesting design concept. The Carry Select principle requires two identical parallel adders that are partitioned into four-bit groups. Each group consists of the same design as that shown on Figure 6.18. The group generates a group carry. In the carry select adder, two sums are generated simultaneously. One sum assumes that the carry in is equal to one as the other assumes that the carry in is equal to zero. So that the predicted group carry is used to select one of the two sums.

It can be seen that the group carries logic increases rapidly when more high- order groups are added to the total adder length. This complexity can be decreased, with a subsequent increase in the delay, by partitioning a long adder into sections, with four groups per section, similar to the CLA adder.



Figure-6.18: The Carry Select adder

Optimization of the carry select adder

Computational time

 $T = K_1 n$

Dividing the adder into blocks with 2 parallel paths

$$\mathbf{T} = \mathbf{K}_1 \mathbf{n} / 2 + \mathbf{K}_2$$

• For a n-bit adder of M-blocks and each block contains P adder cells in series $T = PK_1 + (M - 1) K_2$; n = M.P minimum value for T is when $M = \sqrt{(K_1n / K_1)}$

The Carry Look-Ahead Adder

The limitation in the sequential method of forming carries, especially in the Ripple Carry adder arises from specifying c_i as a specific function of c_{i-1} . It is possible to express a carry as a function of all the preceding low order carry by using the recursivity of the carry function. With the following expression a considerable increase in speed can be realized.

$$C_{i} = G_{i} + G_{i2} P_{i1} + G_{i3} P_{i2} P_{i1} + \dots + G_{0} P_{1} P_{2} \dots P_{i1} + C_{0} P_{0} P_{1} P_{2} \dots P_{i1}$$

Usually the size and complexity for a big adder using this equation is not affordable. That is why the equation is used in a modular way by making groups of carry (usually four bits). Such a unit generates then a group carry which give the right predicted information to the next block giving time to the sum units to perform their calculation.



Figure-6.19: The Carry Generation unit performing the Carry group computation

Such unit can be implemented in various ways, according to the allowed level of abstraction. In a CMOS process, 17 transistors are able to guarantee the static function (Figure 6.20). However this design requires a careful sizing of the transistors put in series.

The same design is available with less transistors in a dynamic logic design. The sizing is still an important issue, but the number of transistors is reduced (Figure 6.21).



Figure-6.20: Static implementation of the 4-bit carry lookahead chain



Figure 6.21: Dynamic implementation of the 4-bit carry lookahead chain Figure 6.22 shows the implementation of 16-bit CLA adder.



Figure-6.22: Implementation of a 16-bit CLA adder

Multipliers

Introduction

Multiplication can be considered as a series of repeated additions. The number to be added is the multiplicand, the number of times that it is added is the multiplier, and the result is the product. Each step of the addition generates a partial product. In most computers, the operands usually contain the same number of bits. When the operands are interpreted as integers, the product is generally twice the length of the operands in order to preserve the information content. This repeated addition method that is suggested by the arithmetic definition is slow that it is almost always replaced by an algorithm that makes use of positional number representation.

It is possible to decompose multipliers in two parts. The first part is dedicated to the generation of partial products, and the second one collects and adds them. As for adders, it is possible to enhance the intrinsic performances of multipliers. Acting in the generation part, the Booth (or modified Booth) algorithm is often used because it reduces the number of partial products. The collection of the partial products can then be made using a regular array, a Wallace tree or a binary tree

Serial-Parallel Multiplier

This multiplier is the simplest one, the multiplication is considered as a succession of additions.

if $A = (a_n a_{n-1}....a_0)$ and $B = (b_n b_{n-1}....b_0)$

The product A.B is expressed as : $A.B = A.2^{n}.b_{n} + A.2^{n-1}.b_{n-1} + ... + A.2_{0}.b^{0}$

The structure of Figure 6.23 is suited only for positive operands. If the operands are negative and coded in 2's complement:

1. The most significant bit of B has a negative weight, so a subtraction has to be performed at the last step.

 Operand A.2^k must be written on 2N bits, so the most significant bit of A must be duplicated. It may be easier to shift the content of the accumulator to the right instead of shifting A to the left.



Figure-6.23: Serial-Parallel multiplier

Braun Parallel Multiplier

The simplest parallel multiplier is the Braun array. All the partial products A.bk are computed in parallel, and then collected through a cascade of Carry Save Adders. At the bottom of the array, the output of the array is noted in Carry Save, so an additional adder converts it (by the mean of carry propagation) into the classical notation (Figure 6.24). The completion time is limited by the depth of the carry save array, and by the carry propagation in the adder. Note that this multiplier is only suited for positive operands. Negative operands may be multiplied using a Baugh-Wooley multiplier.



Figure 6.24: A 4-bit Braun Array

Baugh-Wooley Multiplier

This technique has been developed in order to design regular multipliers, suited for 2's-complement numbers.

Let us consider 2 numbers A and B:

$$\mathbf{A} = (\mathbf{a}_{n.1} \dots \mathbf{a}_0) = -\mathbf{a}_{n.1} \cdot 2^{n.1} + \sum_{\substack{0 \\ n-2}}^{n.2} \mathbf{a}_{i} \cdot 2^{i}$$
$$\mathbf{B} = (\mathbf{b}_{n.1} \dots \mathbf{b}_0) = -\mathbf{b}_{n.1} \cdot 2^{n.1} + \sum_{\substack{0 \\ n-2}}^{n.2} \mathbf{b}_{i} \cdot 2^{j}$$

The product A.B is given by the following equation:

$$\mathbf{A} \cdot \mathbf{B} = \mathbf{a}_{n-1} \cdot \mathbf{b}_{n-1} \cdot 2^{2n-2} + \sum_{0}^{n-2} \sum_{0}^{n-2} \mathbf{a}_{i} \cdot \mathbf{b}_{i} \cdot 2^{i+j} - \mathbf{a}_{n-1} \sum_{0}^{n-2} \mathbf{b}_{i} \cdot 2^{n+i-1} - \mathbf{b}_{n-1} \sum_{0}^{n-2} \mathbf{a}_{i} \cdot 2^{n+i-1} = \mathbf{b}_{n-1} \sum_{0}^{n-2} \mathbf{b}_{i} \cdot 2^{n+i-1} = \mathbf{b}_$$

We see that subtraction cells must be used. In order to use only adder cells, the negative terms may be rewritten as:

$$-\mathbf{a_{n-1}}\sum_{0}^{n-2}\mathbf{b_{i}} \cdot 2^{i+n-1} = \mathbf{a_{n-1}} \cdot \left(-2^{2n-2} + 2^{n-1} + \sum_{0}^{n-2}\overline{\mathbf{b_{i}}} \cdot 2^{i+n-1}\right)$$

By this way, A.B becomes:

$$\mathbf{A} \cdot \mathbf{B} = \mathbf{a_{n-1}} \cdot \mathbf{b_{n-1}} \cdot 2^{2\mathbf{n}-2} + \sum_{0}^{\mathbf{n}-2} \sum_{0}^{\mathbf{n}-2} \mathbf{a_i} \cdot \mathbf{b_j} \cdot 2^{\mathbf{i+j}}$$
$$+ \mathbf{b_{n-1}} \left[-2^{2\mathbf{n}-2} + 2^{\mathbf{n}-1} + \sum_{0}^{\mathbf{n}-2} \overline{\mathbf{a_i}} \cdot 2^{\mathbf{i+n-1}} \right]$$
$$+ \mathbf{a_{n-1}} \left[-2^{2\mathbf{n}-2} + 2^{\mathbf{n}-1} + \sum_{0}^{\mathbf{n}-2} \overline{\mathbf{b_i}} \cdot 2^{\mathbf{i+n-1}} \right]$$
The final equation is:

$$A_{.}B = -2^{2n \cdot 1} + (\overline{a_{n \cdot 1}} + \overline{b_{n \cdot 1}} + a_{n \cdot 1} \cdot b_{n \cdot 1}) \cdot 2^{2n \cdot 2}$$
$$+ \sum_{0}^{n \cdot 2} \sum_{0}^{n \cdot 2} a_{i} \cdot b_{j} \cdot 2^{i + j} + (a_{n \cdot 1} + b_{n \cdot 1}) \cdot 2^{n \cdot 1}$$
$$+ \sum_{0}^{n \cdot 2} b_{n \cdot 1} \cdot \overline{a_{i}} \cdot 2^{i + n \cdot 1} + \sum_{0}^{n \cdot 2} a_{n \cdot 1} \cdot \overline{b_{i}} \cdot 2^{i + n \cdot 1}$$

because:

$$- (\mathbf{b}_{n-1} + \mathbf{a}_{n-1}) \cdot 2^{2n-2} = -2^{2n-1} + (\overline{\mathbf{a}_{n-1}} + \overline{\mathbf{b}_{n-1}}) \cdot 2^{2n-2}$$

A and B are n-bits operands, so their product is a 2n-bits number. Consequently, the most significant weight is 2n-1, and the first term -2^{2n-1} is taken into account by adding a 1 in the most significant cell of the multiplier. The implementation is shown in figure 6.25.



Figure-6.25: A 4-bit Baugh-Wooley Multiplier

Booth Algorithm

This algorithm is a powerful direct algorithm for signed-number multiplication. It generates a 2n-bit product and treats both positive and negative numbers uniformly. The idea is to reduce the number of additions to perform. Booth algorithm allows in the best case n/2 additions whereas modified Booth algorithm allows always n/2 additions.

Let us consider a string of k consecutive 1s in a multiplier: ..., i+k, i+k-1, i+k-2, ..., i, i-1,, 0, 1, 1, 1, ..., 1, 0, ...

where there is k consecutive 1s.

By using the following property of binary strings:

 $2^{i+k}-2^{i}=2^{i+k-1}+2^{i+k-2}+...+2^{i+1}+2^{i}$

the k consecutive 1s can be replaced by the following string

..., i+k+1, i+k, i+k-1, i+k-2, ..., i+1, i, i-1,, 0, 1, 0, 0, ..., 0, -1, 0, ... k-1 consecutive 0s Addition Subtraction

In fact, the modified Booth algorithm converts a signed number from the standard 2's-complement radix into a number system where the digits are in the set $\{-1,0,1\}$. In this number system, any number may be written in several forms, so the system is called redundant.

The coding table for the modified Booth algorithm is given in Table 1. The algorithm scans strings composed of three digits. Depending on the value of the string, a certain operation will be performed.

A possible implementation of the Booth encoder is given on Figure 6.26.

	BIT			M is		
2 ¹	2 ⁰	2-1	OPERATION	multiplied		
Y _{i+1}	Yi	Y _{i-1}		by		
0	0	0	add zero (no string)	+0		
0	0	1	add multipleic (end of string)	+X		
0	1	0	add multiplic. (a string)	+X		
0	1	1	add twice the mul. (end of string)	+2X		
1	0	0	sub. twice the m. (beg. of string)	-2X		
1	0	1	sub. the m. $(-2X \text{ and } +X)$	-X		
1	1	0	sub . the m. (beg. of string)	-X		
1	1	1	sub. zero (center of string)	-0		

Table-1: Modified Booth coding table



Figure-6.26: Booth encoder cell

To summarize the operation:

- Grouping multiplier bits into pairs
 - · Orthogonal idea to the Booth recoding
 - · Reduces the num of partial products to half
 - If Booth recoding not used → have to be able to multiply by 3 (hard: shift+add)

4	Applying	the	grouping	idea	to	Booth	→
	Modified Boo	oth Recodin	ng (Encoding)				
			S. 7747 6 9447				

- We already got rid of sequences of 1's → no multiplication by 3
- Just negate, shift once or twice

Wallace Trees

For this purpose, Wallace trees were introduced. The addition time grows like the logarithm of the bit number. The simplest Wallace tree is the adder cell. More generally, an n-inputs Wallace tree is an n-input operator and log2(n) outputs, such that the value of the output word is equal to the number of "1" in the input word. The input bits and the least significant bit of the output have the same weight (Figure 6.27). An important property of Wallace trees is that they may be constructed using adder cells. Furthermore, the number of adder cells needed grows like the logarithm log2(n) of the number n of input bits. Consequently, Wallace trees are useful whenever a large number of operands are to add, like in multipliers. In a Braun or Baugh-Wooley multiplier with a Ripple Carry Adder, the completion time of the multiplication is proportional to twice the number n of bits. If the collection of the partial products is made through Wallace trees, the time for getting the result in a carry save notation should be proportional to log2(n).



Figure-6.27: Wallace cells made of adders

Figure 6.28 represents a 7-inputs adder: for each weight, Wallace trees are used until there remain only two bits of each weight, as to add them using a classical 2-inputs adder. When taking into account the regularity of the interconnections, Wallace trees are the most irregular.



Figure-6.28: A 7-inputs Wallace tree

To summarize the operation:

The Wallace tree has three steps:

- Multiply (that is AND) each bit of one of the arguments, by each bit of the other, yielding n^2 results.
- Reduce the number of partial products to two by layers of full and half adders.
- ➢ Group the wires in two numbers, and add them with a conventional adder.

The second phase works as follows.

- > Take any three wires with the same weights and input them into a full adder.
- The result will be an output wire of the same weight and an output wire with a higher weight for each three input wires.
- > If there are two wires of the same weight left, input them into a half adder.
- > If there is just one wire left, connect it to the next layer.

VHOL SYNTHESIS



UNIT-Y

VHDL RIL Description:

4 RTL is an accompt as Register Termster level. This implies that your VHOL code describes how date is tornitomed as it is pried them register to register.

Unoptimized Boolean Description:

+St is defined that the following Booleon Description is not in a optimized manner, so it takes more amount of gate to conclude a circuit.

Optimized Bookan Description:

A The Bookan discription will be optimized to it takes here

Gate level methict:

+ Synthesie is the process of converting RTL to seelinology specific gate level methics (includes net, sequential and combinational cells and their connectivity).



SUNTHESIS PROCESS:

* The input to the reprtneties process are RTL, VHOL description, Circuit constraints and attribute bot the design and sechnology library. * The synthesis process, as shown in the diagram, produces optimized gate level methics and rehematic of the design



FIG: SYNTHESIS PROCESS

1. Register Trometer level description:

* It is characterized by a style that Apecifies all of the Regular in a design, and combinational logic in between

I This can be shown with Register and cloud diagram.



a The Registry are described either explicitly through Component instantiation & implicitly through interference:
a The Combinational Logic is described by logical equations, sequential Control statements, Subprograms & with concurrent statements which are represented by the cloud objects in between the Registere.
Constraints are used to Control the opp of the optimization and mapping process.
a The constraints available in synthesis tools today include area, timing, power and testability constraints.
a block diagram of a design with some powerse (on the constraints is a source of a design with some powerse).



FIG: Reguter and cloud diagram with Constrainty.

to the combinational logic blatween Register is represented as cloude, with Where going in and out representing Inserconnection of the register.

TIMING CONSTRAINTS:

* Time constraints specify the latest time that a signal can occur.

* Typical une of timing constraints are to specify monimum delays the particular path in the design.

* The timing constraint quider the optimization and mapping to produce a Methid which meets the timing contraint. CLOCK CONSTRAINT:

* One of the metted to constraw a design is to add sequired time constraint to every blipblop input with the value of a clock cycle. * The seculting design could be optimized to meet the one clock cycle timing constraint. * A clock constraint effectively adder an i/p sequired - time constraint to every flip flop date '1/p. Technology, hibraries: * Technology libraries holds all the information mecessary to a suprtness tool to weak a netter for a design based on the desired

+ rechnology libraries contain all the information that allows the synthesis process to make the correct Choices to build a design.

logical behaviour and constraints on the durign.

* Some tools are required for the process of synthesis. The tools are, 1. Xilinz

2. Cadore

CIRCUIT DESIGN FLOW :

* In this design thow, synthesis is the process of creating a gate level description of the blocks that are described behaviolally in VHDL and prepairing the Complete design for the place and route process is a physical device.



FIL: CARCUT DESIGN FLOW

RIL :

+ It Implies that your VHDL code describes how data is transformed as it is passed from Register to Register.

Compilation:

· Compilation is the process of Reading in Louice code and analyzing the Louice code bos syntax and somantic errols. Gate level meltint:

* Synthesis is the process of Converting RTL to technology specific gete level method.

Optimi zation:

+ Optimi zation is the process of finding on equivalent representation of the specified logic chemit.

* Generally the Checuit is constrained to minimum chip area meeting a minimum delay.

Simulation:

+ Simulation is the process of giving input and relitying the trunchionality of Circuit.

Place and Route:

A place and Route tool is rollwave, used to automatically map & bit synthesized logic to a target physical devices.

NHO ST HOLD ST ST P.

L (chachdan)

all a set and the particular pro- 1

CIECUIT SYNTHESIS:

* The designer describes the design at a high level by many RTL Constructs. The designer spends time in functional resultication to ensure that the RTL description spends time in bunctions correctly. After the bunchionality is resultied, RTL description is Plp to the logic synthesis tool.

+ The stype bollowed in synthesis process are given beboro. 1. TRANSLATION :-

* The RTL description is converted by the logic lynthesis tool to an unoptimized, intermediate, internal representation. This process is known as translation. * Translation is not wer controllable it is relatively timple and uns rechniques of HDL Constructs In supretation. * Interpretation is a process which converts all conditional & requental and concurrent statements to boolean equivalent tomat. * Franclator understandy the bacic primitives and operatory in the HOL description. * Dellon Constraints such as area, timing and power are not Considered. At this point, the logic reprtneties tool does a limple allocation of internal revoluces.

& BOOLEAN OPTIMIZATION:

* The optimization process takes an unoptimized boolean description and converts it to an optimized boolean discription.

of algorithms and * The optimization process uses a number suls to convect the unoptimized boolean description to an optimized one * optimization is the proceel which decreases the area of Increasy the speed of a design. 3 FLATTENING * The process of converting imophimized boolean description to a PLA format (low level duciption) is known as flattening, because it creates a feat eignal representation of only two levels. an AND level and an OR level. * An example of a boolean description is shown here original equation a = b and c; $b = 2 \sigma (y \text{ and } z);$ c = qorw; * The flattening process semoves these intermediate modes to produce a completely blat design, with no intermediate nodes. * Atte removing intermediate variably; a = (2 and 9) or (9 and y and 2) of (wand x) or (w and y and z); A This second example is boolean equivalent of the breed, but it has no intermediate modes.

Scanned By Scanner Go

1. 7 892.

4	FACTORINIG:
	* Factoring in the process of adding intermediate terms to add
L	structure to a description. It is exactly opposite to flattening process.
to	* see tollowing example betoke factoring.
	a = a and b ds a and d
	y= z.8.0 dd;
	" After factoring the common terms (boid), is factored out to
	a reparate informediate node. The secults are as shown below.
÷.	x = a and q:
	y= z, digi.
	1.9,= b ord;
ť,	* Factoring: generally produces à better derign but can be neury
	derign dependent.
	+ Atte the derign has been optimized at the boolean level, a
	com be mapped to the gate bunctione in a technology
5.	Mapping to Gate:
	& The mapping process takes the logically optimized booleans
	description created by the optimization step and uses the egical
	and timing information from a technology library to build a
-	methiet.
34.	* This netlect i targeted to the well helds on which for the
	There are a number of poulble nertill that are functioned the
	but very widely we upted and alla
1.1	

5

* The mapping process takes as input the optimized boolean description, the technology library and the user constraints and generates an optimized methics built entury from cells in the technology library.

* During mapping process, cells are inserted while implement the boolean punctum from the optimized boolean description. There cells are then locally optimized to meet speed and area requipements.

Simulation: * Simulations is the fundamental and executed part of the design process bos any electronic based project. * Smulation is the process of applying Stimuli (test i/p) to design under test own same duration of time and producing corresponding responses from the design under test. * The Software used tos semulation is known as "Simulator".



FIG: SIMULATION PROCESS

* The remilication is done by comparing the results obtained by simulation with the expected results provided by the epecification.

TYPES OF SIMULATION

* The level of Nincellation Conveyonds to the level of modeling engloyed to represent the Remulated System. These, we have tollowing types

1. Regular level simulation

2. Behavioral Almulation.

3. Furctional Limilation.

4. Gate-level simulation

5. Tronsista level simulation

6 Switch level Kinulation.

7. Mised level simulation.

8. Static timing analysis.

9. Timing Renulation.

- Register level simulation: RTL level simulation allows receiving of simulating a description by systems modeled entirely in RTL & as an interconnection of components modeled in RTL.
- 2. Behavidal Aimulation: Behavidal Aimulation models large and places of a system as black boxes with Input and output. It only specifies behavid of system interves of its input-output selationely
- 3 Functional Aineulation: Functional Aineulation is the process of identitying logic errors in design to systems madeled as an interconnection of primitive tunctional blocks. It resulties only the tunctionality of the design.
- 4 Gate-beel simulation: Gate level simulation can be used to check the timing performance after synthesis using gate level methid. In a gate level simulation, a logic gate is treated as black for marked by SCARABERBYOCAMMENGO as I/p. signal

5 Transietre level rimulation: This type of rimulation is based on the behavised model of translater. This is complex and time concerning born of Amulation. A transista level simulation requires models of transistor describing their non-linear and current charadeirties. 6. Switch level simulation: In this type of simulation, models of troncluter are taken as ewitches Switch Level rimulation predicts occurate timing than gate level linulation This is possible without the ability to use logic cell delays as parameters of the model. 7 Mixed level himulation: This type of limulation permits different parti of design simulation to use different simulation modes. 8. Static timing analycis: A static timing analycis is a point to point dulay analysis of a design metworks. F. Timing Rimulation: The purpose of this rimulation is to check the dynamic timing behaviour of any duigh of target technology. Timing remudation is normally performed after synthesis and place and south wing back annotation information.

and the standard have been a second

in provident when and

r veiterer an spileter

at the at the method of the

in the second bank of the flash share .

Of Marking Augers and

LAYOUT & Once a network is available, it is then converted into layers. hagast is prepared ky Software. * These are two main phases be it. 1. Placement. 2 Routing. Synthesis NO Routing Datemen netlit Cons 44 FIG: PLACE AND ROUTE PROCESS PLACEMENT: * Placement is tack of placing modules kuch that to minimize ava. # The synthesis methics is input to the placement process. The placement process analyzes all the macros wed in the design and their convedivis to try to detamine an optimal kotation placement to the macros. * Typical target devices have alless of the Chip where logical function are placed and areas where interconnect lignals are sorted to Connect the logical temptions. Lonic Lonic commente

have barie scanned By Seanner Go

Louic

Logic

ARCHITECTURE

* The device is split into a number of logic area with howling Channels which revealed the logic areas.

By enabling the proper rets of part transition galar, right interconnections between logic gater can be formed as shown.



FIG: LOGIC BLOCK INTERCONNECTION

* To make a connection from logic block 1 to logic block 3, all the switches shown meed to be enabled with a logic realizer. Routing:

* A Router takes a module placement and a hist of Connections and connects the modules and wike

AThe souting channels contain rentical and horizontal lines the norizontal wises connect devices within a sow, while the rentical lines allow connections a currer sources.



DESIGN CAPTURE SPRIS

a design and prepare it for simulation.

Specification









E System Decemption Longuages Functional Decign Logic Decign Logic Lyntheir tools Circuit Decign Logic Lyntheir tools Creek mappens Logic Lyntheir tools Creek pouls Logic Lyntheir tools Creek pouls Logic Martheir tools Colace & Pouls Logic and & monulacture Fabrication

It The following tools represent the design capture tools.

1.Editors A.VHDL/Levelog 3. System reador / System C 4. State charts 5. FSM Capture. HOL DESIGN :-

* Major drawbock of traditional design method is manual method 9 tromulation of design description into georg of logic equations. * This monotonous procedure can be entry eliminated with HDL design as it allows the use of FSM to requesting cystems and truth table for Combinational Circuit. Thus any design descriptions can automatically converted into HOL code that can be implemented by using synthesis tools. * HOLS are used for to delign two kinds of lyctems. P. Integrated Circuity 11. Programmable logic device. 2 Schematic Design * Schematic Design provides a means to draw and connect components. An icon is debined boy a collection of components contain a module. The I con can be used in another module. * Schematic Editors are aveilable with reactions beateres like. 1. treating, selecting and deleting parts by pointing. & Changing the graphic view by panning, Looming. 3 Floor planning: * Arranging blocks of layout within a chip to minimize and

or maximize speed is called Floorplanning.

Rules for Herrphanning

1. Make a Work for small components: Small components create a holy Dretteins in blockplanning Small components Require extra ethot in placing the components which directly the blow of wires across the Chip. Therefore small components are combined to form a large block. 2. Developing a wiring plan: Different directions are used for different largers. A plan is to be sketched on graph paper before aniquing larger to the net.

3 Derigning Simple wixing plan Wixing plan with conveniently placed where is derigned token a block is to be moved then move pin location to simplify souting techniques.

4 Derigning a planar wining: when all the nets are sorted in the plane without crowing it is called planar wining. First design a blookplane with all important signals for planar wining than hus Critical signals can be added to it.

5. Wiring for power and clock right: power and clock rights Vegicie a reparate wiring plane which can be verified for derign Considerations.

Deign Ventication Tool:

* Derign remitication tools, which remities Correctness of derign. * There tools analyze design and find problems. It is Responsible tot quality of design. * There are two major tool rate to remitication. Scanned By Scanner Go

* Functional residication residy the logical behavior of a design based on design entry. * Timing resultication resulty the real behavior of the circuit with Circuit ddaugs * It is always important to receiply equivalence between defferent Levels of the design. Idea Functional Specification Equivalence RTL/LOyic Back Equivalence Layout * The functionality of cross chip is to be remitted Certain est of residication tools are used for testing functional specification. Following tools are popular for design resilication 1. Simulation a) Clauit - level simulation 6) Timing Almulation. c) Logic-level simulation d) Bwirch level simulation e) Mined - mode einsulation. & Timing remitien

3. Network Iromorphism 4. Netlist Comparison

5 Layout Extraction. 6 Back-annotation A. Design Rule resilication Schematic Rule check (SRC): » In cell based designe a rehematic rule checker (SRC) is used to receip the schematics i.e., Schematic Rule reiolation. The reiolation of sule may be indicated in turn of warning & errors. * sec warning is indicated became of following probabilities i. Heating wire request. 1. Open Convuction. iii. Higher formout. · sec error is indicated because of following probability. i. Undefined ilp's open inputs. ii. Unmatched bus connections. in Different Slo pine. iv multiple drivers consuction to single line. Delign Rule Check (DRC): & The mark database provides interface between the centilanderty and chip designer. Two important Requirements bos tics interface are 1. Specified geometrice design . 2. Inter-relationships of the mark. The test for above two requirements are called out by a CAD tool Called Deine Rule Charka (DRC). · Two different categories of Discampredy Byn Scapper God, there are

1. Polygonal Chick * Polygonal check are popularly used by remiconductor industry 2 Raitier Stor Check tor defining connected areas dos the layer of interest. * Raiter & can deign rule Check involves Comparatively limple Compositing as compared to polygonal rule Checke. A The narter scon check parces small biltery over a naderized image of the integrated accust. 1. I issay product & is a is Denie I was Internet and the second I a provide the second as and the second of the and the second the second to an in the second ADA CO STOC Mary all in the 1. 1. 192 X24. A HANDER THAT STOLT in Page 6 de la station de la and the first first Scanned By Scanner Go

TISTING & TESTABLITY

* A failure is said to nave occured in a circuit of egular its it deviates from its specified behavior.

UNIT- V

PART- B

FAULT:

* Representation of defect Reflecting physical Condition that Came circuit to tail to perform in Regulard manuer is defined os "Foult"

Detected fault: A fault box which a valid test rector has been generated

Test vector: An input vector to the circuit unles test that Cause the presence of baselt observable at the primary vertput.

Undected-fault: A fault to which a fest rector has not been generated

Fault Coverage: Fault Coverage is defined at the percentage of fault that can be detected by the applied Test vector. Fault coverage gives a measure of goodness of a test program.

1. Fault Courage : humber of bault detected fisial nodes in the circuit Permanent bault : A fault that is occured due to breaking of a component & wire is called as permanent bault. Scanned By Scanner Go Transient faulte: The fault which is occured due to some power Aupply fluctuations.

Insumediate baulle: This kind of fault is occured due to the Component millerovior cometimes this turns into permanent fault

Fault detection: The teak of determining whether a bault is present & not is called foult detection

FAULT MODELLING * In general the effect of a fault is represented by means of a madel, which represents the change the ballt produce in chainst * These models are used to identify the physical detect within the Circuit & a cyclim. + The classification of fearly models. 1. Single Stuck - at bault. 2. multiple stick - at - bault. 3. Stuck open tault model 4. Sherek- what fault model. 5. Bridging tout models 6 Delay benelt misself SINGLE STUCK AT FAULIS! 1 * Single stuck- at baselts have two basets per line and they are: 1. 5-0-1 (Stuck at 1) or. S-a-o (Stuck at 0)

+ Three properties define a lingle stuck-at-tault 1 only one line is foculty. I The benety line is permanently set to 0 of 1. 3. The fault can be at an i/p of o/p of a gale * When the signal line always present at logical 'O' is referred as Stuck - at - 0 fault. \$ - D - 0 5-9-0 Stuck . at - D fault. + when the lignal time alloage prevent at logical's is seleved as Stuck-at-1 fault a - T - 1 S-a-FIG: Stuck - at - 1 fault. A. STUCK- OPEN FAULT MODELS : * mos transistors is considered on ideal horiteth and two types of faulte are modelled. + Stack open: A single transition is permanently stuck in the open State Blude Sheet: A single transletor in permanaily shorted merpective of its gate voltage. A Delection of a Stuck-open bault sequires two rectors. Scanned By Scanner Go

STUCK - SHORT FAULT MODELS:

Histick Short beneft models, a lingle tranulator is permanently shorted irrespective of its gate holtage. * Detection of a stude-short fault requires the measurement 9 quiescent current (IDDg).

BRIDGING FAULTS:

* A bridging fault occurs when two leads in a logic network are connected accidentally and "wired logic" is performed of the Connection.

* Depending on whether positive & negative logic is being weat the faults have the effect, respectively of ANDing & ORing the signels involved.

POSITIVE LOGIC

2111111111

Equivalent faulty

. . . .

NEGATIVE LOGIC

Short

873 3 322 SHOT 5

Equivalent faulty circuit

FAULT SIMULATION.

* fault simulation is the methodology used to teeling a design after introducing a tault intentionally.

* There is a program that applies a set of sect vector to the primary inputs (PIS) that program is known as feet program. * The time required to apply a test vector & patient, to check the serponce of the primary outputs (PO'S), and receip the olp suponce agained the expected of presponse, is known as test. Cycle-time



to a gate level derign Scanned By Scanner Go

3

* Fault simulation also provides valuable information on pestions of the design that need fulther design resultication. + Becaul deign relitication rectors are often med as fenctional rector desing monutactivity feit. * Fault simulation can measure the quality of the feet program as it can really it the test program can call all the trown baulty that are introduced. + It measures the beault coverage, which is defined as the Ratio of the detected taulte to the declable bault. * Fault simulation can be classified as, 1) Deterministic fault cinculation. 2) Non-deterministic fault simulation.

1. Deterministic fault simulation:

* In detuninistic feuelt simulation technique, a set of tectractors are used to simulate a circuit and catch the baudts * But it all the boulds are not caught by the test rectors, they are modified and the boult simulation is Repeated. * There are mainly three types of deterministic fault cinulations are there.

1. Serial Fault Simulation: In this process, two copies of Circuitare tested . The first copy is a good Circuit and the record is generated trom the first by incerting faulte into it to make a faulty circuit in this process, each tausty circuit is simulated at a time. As it is done in this process, each tausty circuit is simulated at a time. As it is done one able another, the process is innovely slew Parallel Fault simulation: In the parallel tould simulation, the foulty circuit are simulated simulaneously. This process is very tast as compared to serial fourt simulation. Concurrent Fault simulation: In this Concurrent fault simulation, the

which circuit is not initialities, but only a part is consulated lower the fault is introduced In the process, many faults are simulated at the same time allowing a very fast einiclation

Now-DETERMINISTIC DIAULT SIMULATION: * In the Non-deternionistic tault simulation, initial of feiting every fault, a subject of sample of the fault is tested and every fault, a subject of sample of the fault is tested and exterpolate the fault coverage from the sample tested.

LEST GENERATION :-

teeting

* The goal of test generation is to find an efficient set q test Verter that detects all baults considered for that circuit. * To test a Circuit with milp's and molp's, a set of left ilp patterns is applied to the Circuit Under Test (CUT) and its Responses are compared to the good Response of fault-free Circuit # Each ilp pattern is called a test vector. In order to completely test a Circuit, many fest patterns are required. Extremitive Testing: It is difficult to know how many test rector are needed to guantic a redistactory Reject rate. It the CUT is an

m-ilp combinational logic circuit, we can apply all 2 possible ilp patterns for teeting Stuck-at-baults; this approach is called Extractine

Functional Tecting: In this tecting, every entry in the truth table but the Combinational logic Circuit is tected to delearnine whether it produces the Correct Response. In practice, functional tecting is Considered by many designers and test engineers to be testing the COT as throughly as possible in a system like needle of operation. Streveneral TESTING: The approach of structural testing is to select specific test pattern based on Ciscuit Atructural information and a set of fault medels. Structural testing is decreased because the test water taget specific feults that would rescue because the test water taget specific feults that would rescue to defect in the manufactured circuit.

Fault Coverage : Number of detected faulti Total number of faulti

DESIGN STRATEGIES FOR TESTING:

CONTROLLABILITY: The ability to apply the ilp test rectory to the primary inputs of a circuit to set up appropriate logic realise (logic o d' logic 1) is torono as controllability.

* For leample, in the presence of facelt, the primary lp has to set logic 1 for sheek - at - 0 facelt is known as 1- Controllability * Controlability is important while accessing the degree of difficulty of teeting a particular SIL in a Circuit.

Obstavable of this made can reliably obtained, this mode used

* Whether a creat note is stuck 1 & O is only techable it that note is both antrollable and observable. * These two major toctors controllability and observability, play a reital role to test the circuit is Stuck-al-backt model. * Controllability and observability can be achieved by the burchowlity of the combinational circuit and reliction of appropriate test restry.

DESIGN FOR TESTABLITYLDET): * During the chip dailopment process, the designers must not only quainteek the chip's functionality, but they also must ensure its - The extra ettat that designess incorporate into the development process tos tries purpose is called Design to Testability, & DFT * Design tos testablity is an estential past of any. production chip lince the JC manufacturing process is inherently defective. " It a bed part, or maltunctioning chip is deilward to a custome were this past to build a system and eventually sell this system to enduces, the resultant damage could be significant. * DET techniques generally ball into one of the bollowing mue categories. 1. Adnoc DFT techniques 2. Level-Sensitive Scan derign (LSSD) & Scan derign

and the state of the

3. Built - in self test (BIST).

BUILT - JAI - SELF - TEST (BIST) :-

* Built - in self set BIST, is the sectionize of designing additional hardware and rollware beatures into integrated circuity to allow than to perform self-terting i.e., terting of their own operation (tunctionality, parametrically of both) using their own circuity thereby reducing dependence on an external cultomated pert equipmed (ATE)



Off line Bist deals with desting a lystem when it is not Carrying out its mormal bunctions. Systems, boards and chips can be tested in this made.

* Off-line BIST feeling is caused out using on-chip & on-borland test-pattern generators (TPG'S) and ofp response maly zers (ORA'S). * off-live teeting does not detect errors in real time. Functional offline Bistoleals with execution of a test based on a functional description of the CUT and often employed a tunctional, or high level, -fault model.

Studient altime per: deale will the execution brued 6 on the structure of the con. * aff-time BIGT architectures, at the chip and board level can be classified according to the following citein . 1. Centralized on distributed Bost clewity. A. Embedded & Separate BIST elements * BIST additectures convert of reveral Key elements, manely 1. Test-pattern generator s. Output - response analyzes. 3. The Charit Under Let. 4. A distribution legtime (DIST) for homenuiting datas from 106's to curs and from curs to orns. 5. BIST Controller tos controlling the BIST Circuity and CUT during celt-test. CHATEALIZED BIST PRCHITELTURG to The general form of a centralized BIST architecture is Chie, band, os syste Scanned By Scanner Go
* Here, reveral cur's share TPG and ORA Circuity. This leads to reduced overhead but increased test time. * During testing, the BIST Controller may carry out one of mole of the following functions.

1. Single-step the Cuis through some test requerce. 2. Inhibit 8/m clocks and control test clocks.

3. Communicate with other test controllers, porribly using test burs.

DUTEIBUTED BUS ARCHITECTURE :

a The distributed BIST architecture is as shown in the figure these each cut is accorded with its own TPG and ORA circuity.

This leady to nove overhead but less test time and usually more accusate diagnosis.

* In BIST architestecture two types of test rectors are generated. There are:

1. Linear Freedback shift negister (LFSR)



ONLINE BIST: In online BIST, Let Occuring during normal functional operating conditions i.e., the Chemit lunder test (CUT) is not placed into a set mode where normal functional operation is lacked out concurrent on-line BIST is a form of testing that occurs simultaneously with normal tranchional operation In Gen-Sempret By Stanfier Goccurs while SIM is in Ide state.