

Approved by AICTE, New Delhi & Permanent Affiliation to JNTUA, Anantapur.

Three B. Tech Programmes (CSE, ECE & CE) are accredited by NBA, New Delhi, Accredited by NAAC with 'A' Grade, Bangalore.

A-grade awarded by AP Knowledge Mission. Recognized under sections 2(f) & 12(B) of UGC Act 1956.

Venkatapuram Village, Renigunta Mandal, Tirupati, Andhra Pradesh-517520.

Department of Computer Science and Engineering



Academic Year 2023-24

II. B.Tech I Semster

Digital Electronics & Microprocessors (20APC0503/ 20APC3601)

Prepared By

Ms. Deveswari Assistant Professor Department of ECE, AITS WNIT-1 monthly bachyora in

the off nichts

Number System:

Number system is a basis for counting various items. On hearing the word 'number', all of us immediately think of the familiar decimal number system with its 10 digits: 0,1, 2, 3, 4, 5, 6, 7, 8 and 9.

Modern computers communicate and operate with binary numbers which use only the digits 0 end 1. For large decimal quantities are deal with very large binary strings and therefore they do not like working with binary numbers. This gave rule to three new number systems.

- · Octains + OLVE + DIXO + DIXO + DIXE + DIXE
- · Hexadecimal (A2) + a + orver over oobive
- · Binary Coded Decimal (BCD)
- → To define any number system, we have to specify following aspects:
- * Base of the number system, such as 2,8,10 or 16.
- * The base (or) readise decides the total number of digits available in that number system:
- * First digit in the number system is always zero (0) and last digit in the number system is always.

base - 1.

* In general a number in a system having base can be written as

anx on + an + x on -1 + - - + ao x on + a - 1 x oi + a - 2 x oi + - - + a - m x on m Where an z the value of the nth digit, on = madix. Decimal Number System:

- The decimal number system contain ten unique symbols 0,1,2,3,4,5,6,7,8 and 9.
- In decimal system 10 symbols are involved, so the base or radix 13 10. ARD BERGE ADDIE
- It is a weighted number system. The value attached to the symbol depends on location with respect to the decimal point.
- In general, dn dn-1 dn-2 dn.d.1 d-2 is given by the orthology
 - (dn×10")+ (dn+×10"-1) + +-++ (do×10°)+(d-1×10 -;-+ (d-m x 10 m).
 - + (d-2×10²) + -Ex: - 9256.26= 9×10 + 2×10 + 5×10 + 6×10 + 2× 10 + 6×102
 - =9×1000+2×100+5×10+6+(2/10)+ (6/100).

Binary Number System:

. The binary number system is a weighted system! . The base of this number system is 2. It has two independent symbols . The symbols used are 0 and 1. · A binary digit is called a bit. in Junit E21- 1101.101

=> 1x2+1x2+0x2+1+1x2+0x2+1x23

AN THERE I AND

=> 8+4+0+1+0.5+0+0.125

=> (13-625)10

Octal Number System · It is also a weighted system . · Sts bane on modine is 8 · It has 8 independent symbols 0,1,2,3,4,5,6 and 7. . Its base 8 = 23, every 3-bit group of binary can be represented by an octal digit. 1- 19. (E21- (587)8 61 - 61C Hera Decimal Number System! . The hexadecimal number system is a weighted system. . The base or number system is 16. · The symbols used are 0,1,2,3,4,5,6,7,8,9, A,B,C,D, E and Later of an or (SP. 813), Provide F. . The base 16 = 2t, every 4-bit group of binary can be represented by an hexadecimal oligit. 5 10 11 En:- (3FD) 16 . 80-1 = 8201-0 Conversions: (14(1-4+0) = (.(EP-14+)) ·Decimal to binary Conversion: in Convert (52)10 into binary contrasters arena arena hava pour Sol:-2152 2126 -0, 010.0 16 21 18 101 2113 -0 1 -9 - "ear) 91 2 6 -1 23-0 ¢ .011. - - 1 1 1 1 0 $(52)_{10} = (110100)_2$

(", Convent (105.15)10 into binary

Antegen point
 Fraction point

$$2 105$$
 $0.15 \times 2 = 0.30 \rightarrow 0$
 $2 152 - 1$
 $0.30 \times 2 = 0.60 \rightarrow 0$
 $2 126 - 0$
 $0.60 \times 2 = 1.20 \rightarrow 1$
 $2 13 - 0$
 $0.20 \times 2 = 0.40 \rightarrow 0$
 $2 16 - 1$
 $0.40 \times 2 = 0.80 \rightarrow 0$
 $2 13 - 0$
 $0.80 \times 2 = 1.60 \rightarrow 1$

and post a stand

1.0 100 04

12 16 Pressing

 $(105.15)_{10} = (1101001.001001)_2$

. Decimal to octal Conversion:

- in Convert (378.93)10 into Octal.
 - 1 10/00 000 0.93×8 = 7.44 -> 8 378 0.44×8 = 3.52 -> 3 8 47 -2 0.52×8 = 4.16 -> 4 0.16×8 = 1.28 -> 1

 $(378.93)_{10} = (572.7341)_8$

Decimal to hexadecimal convension: of a convension convert (2598.675)10 into hexadecimal.

1/ 12598	0.675×16 = 10.8 -> A	
16/162 -6	0.8 - ×16 = 12.8 -> C	
· 1/10 -2	0.8 × 16 = 12.8 -> C	
	0.8 × 16 = 12.8 ->C	

(2598.675)10 = (A26.ACCC)16

Binary to Decimal Conversion
ii Convest (10101) to decimal

$$(10101)_2 = (1x2^4) + (0x2^3) + (1x2^2) + (0x2^3) + (1x2^2)$$

 $= 16 + 0 + 4 + 0 + 1$
 $= (21)_{10}$
iii Convest (111.101) to decimal
 $(111.101)_2 = (1x2^2) + (1x2^3) + (1x2^3) + (0x2^2) + (1x2^3)$
 $= 4 + 2 + 1 + 0.5 + 0 + 0.125$
 $= 7.625$
iii Convest (111.101) = (7+625)_{10}
Octal to Decimal Conversion
Convest (756.603)s to decimal
 $(756.603)_s = (7x8^2) + (5x8^3) + (6x8^3) + (6x8^{-1}) + (0x8^{-2}) + (3x8^{-3})$
 $= 448 + 40 + 6 + 0.75 + 0 + 0.005$
 $= (494.755)_{10}$
Heza decimal to decimal Conversion
Convest (A0F9.0EB)_{16} to decimal
 $(A0F9.0EB)_{16} = (10x16^3) + (0x16^2) + (15x16^4) + (9x16^6) + (0x16^{-1}) + (14x16^{-2}) + (11x16^{-3})$
 $= 40960 + 0 + 248 + 9 + 0 + 0.0546 + 0.0026$
 $= (41209.0572)_{10}$

Binary to octal Conversion for binary to octal conversion the binary numbers are divided into groups of 3 bits each,

octou	binoxy	
0	000	A1(10)
1	001	
2	010	the convert (111.101)2, its cleaned
3 19 ij + (011	(101, 101) + (101, 1) + (101, 101) + (101, 101)
5	101	2 CH-0 4 D + 0 9 1 1 8 9 4 0 4 0 12 9
6	110	
٦	11 1	600.4 F

in Convent (10111010110.110110011)2 into octal.

10111010110 10110011

5 7 2 6 100 (6006 3 8(800 BRF) Justice)

 $(1) \rightarrow (10111010110 \cdot 110110011)_2 = (5726 \cdot 663)_8$

in Convert (1010111001.0111)2 into octal.

(DIVISION (DIVINO + (DIVO) +

ACTONO PARTHOLO OF THOLOGI ON

 $\frac{010101111001 \cdot 011100}{2571} = (2571.34)_8$

a (21209:0572) :=

Binary to Hexadecimal conversion:

for binary to hexadecimal conversion the binary numbers are divided into groups of 4 bits each.

Hexadecimal	Binary	Hexadecimal	Biroxy
0	0000	8	1000
1	0001	010101-114 011 11	1001
2	0010		1010
3	0011	a bitting (and wigh	10,11
4	0100	isons to mississif	1100
5	0101	ati pot tipit logi	1101
6	0110	E	1110
٦	0111	provid otor arton	1111

in Convest (1011011011), into hexadecimal

2 F B. F. Global Brown

> (0101111011.01111)2 = (2FB.7C)16

Octal to Binary Conversion:

strength have the second second to the second To Convert octal number to binary, replace each octal digit by its 3-bit binary equivalent. Child bert at all Convert (367.52), into binary

pressilet la materiorale

367.52

011 110 111 . 101 010 => (367.52) = (01110111.101010)2 Hexadecimal to Binary Conversion: 1310 To Convert Houadecimal number to binary, neplace each hexodecimal digit by its 4-bit binary group. Convert (3A9E. BOD) is into binary

(3A96 BOD) 16 dolar (1101101101) June

1011 0000 1101 0011 1001 0101 1001 => (3A9e · BOD)16 = (00111010100011110 · 101100001101)2 Octal to hexadecimal conversion: (1101101101)

For octal to Hexadecimal conversion, first convert the given octal numbers to binary and then binary number to hexadecimal. Convert (756.603), to hexadecimal

> 7 5 6. 60 3 111 101 110 110 000 DH 0004 1110 1110 · 1100 0001 1000 1 E E · C 1 8

S => (756.603) = (IEE.C18)16 Hexadecimal to Octal Conversion For hexadecimal to Octal Conversion, first convert the given hexadecimal number to binary and then binary number to octal. Convert (B9FAE), to Octal B9F.AE 1011 1001 1111 1010 1110 101 110 011111 . 101 011 100 5637.534 ⇒ (B9F·AE)16 = (5637.534)8 Binary Arithematic Operation: 1. Binary Addition: c(ott) pd. c(1011) eligitlera 0+0 =0, 0+1 = 1,1 + 0 = 11+1 = 10, i.e. O with Carry 1 * Add (100101)2 and (1101111)2 ()()()() 100101 + 11011110 1 1 10010100000

2. Binary Subtraction: 31(812+11) + 2(103.301) ** indication in the state in anotability 0 - 0 = 00 - 1 = 1, with a borrow of 1 1-0 -17 but in the of the hard and the total asset total of variant 1-1 =0 THE MEDUNG Substract (111.111)2 from (1010.01)2 1. 81 1010,010 1 VVI. proj. 111 1001 1101 00101010111001101 3. Binary Multiplication: 8 (AEA FEBA) = (A (AA ADEA) K 0=0×0 0+1=0 Smonth Anthonnetter, Openations 1×0=0 e Anary Addition: 1×1 =1 0= 0+0 Multiply (1101)2 by (110)2 1 + 1+0 × 1000 Mico O SI OI+ III +) + (10101); (1010-) 61-A. 0000 1 1001001 1011110111 1001310001

001011 1 4 Binary Division : 0-1=0 1 -1 = 1 and the stand mod Divide (101101)2 by (110)2 dram - it's preak to be 110) 101101 (111.1 pa lonnatas al restant (D) a 25 director particular al as and desire i tip - in 1010 1001 110 11 1,10 110 000 the a completion of a binning climited is a binner Representation of Signed no.5. Two ways of representing signed no.s · Sign Magnitude form · Complemented form -> In Sign magnitude jorn, an additional bit called the sign bit is placed in front of the no. If the Sign bit is 0, the no. is the, if it is 1, the no. is -ve En:- 0 110100 z+52 y sign bit

1 110100 = - 52 and the grade of 1, sign bit * Complemented Form · 1's Complement dition of a constant and a second · 2's Complement > 1's complement Representation The 1's complement of a binary number is obtained by changing each o to 1 and each 1 to 0. E2: Find (1100)2 1's Complement 1001 1100 0011 > 1's Complement > 2's complement Representation The 2's complement of a binary number is a binary number which is obtained by adding 1 to the 1's complement of a number i et man to an a 2's complement = is complement +1 Complemented form En- Find (1010)2 2's complement 1010 the state is a state of the state of the 0 1 0 1 -> 1's complement 0 \$ 10 -> 2's complement

· perform (1011)2 - (0100)2 using 1's complement method.

1's complement for 0100 is 1011

in I yill O the 2 x Companiest method

Subtract (9)10 from (4)10 lising is complement method

 $A = (4)_{10} = (0100)_2$ A < B

$$B = (q)_{10} = (1001)_2$$

i's complement for 1001 is 0110

100 + 0 1 1 0 1010 Derform (9)10 - (5)10 using 2's complement method. A= (9)10 = (1001)2 $B = (5)_{10} = (0101)_2$ 11 1's complement for 0101 is 1010 + 1 2's Complement (- 10), 1 10011101 DIIOO Direard carry. perform (4)10 - (9)10 wing the 2's complement method. $A = (4)_{10} = 1(0100)_2$ B= (9) to = (1001)2 (0010) - o(1) 2's complement for 1001 is 0111 in completent, for non is an original 00100 1011

Add - 45.75 to +87.5 using 12 bit arithmetic

+87.5 = 01010111.1000
-45.15 = 11010010 - 0100
$$\rightarrow$$
 2's Complement
($\frac{1}{0000000011100}$)
piccould
piccould
qis Complement & 10's Complement
q's Complement of 3465 and 782.54
 $\frac{9999}{-3465} - \frac{-182.54}{217.45}$
* 10's Complement of 4069 is
 9999
 $\frac{-4069}{5930} \rightarrow 9's$ Complement
 $\frac{-4069}{5930} \rightarrow 9's$ Complement
 $\frac{-41}{5931} \rightarrow 10's$ complement
 $\frac{-41}{5931} \rightarrow 10's$ complement
 $\frac{-41}{5931} \rightarrow 10's$ complement
 $\frac{-41}{5931} \rightarrow 10's$ complement
 $\frac{-436.62}{-182.62} + \frac{563.37}{563.37} - \frac{-436.62}{-186.62} + \frac{563.37}{563.37} - \frac{-436.62}{-186.62} + \frac{-300}{563.37} + \frac{-90}{593.05} + \frac{-90}{563.37} + \frac{-90}{560.5} + \frac{-90}{50.5} + \frac{-90}{50.5} + \frac{-90}{50.5} + \frac{-90}{50.5} + \frac{-90}{50.5} +$

Fat Yay

· Subtract using 9's complement 436-62 - 745.82

436.62 - 745.82 - <u>309.20</u>

q'a complement for 745.82 is 999.99 -745.82 254.17

436.62+ 254.17690.79

If no carry result in -ve If it has carry it is +ve

Result in a's complement 690.79

→ 999.99
690.79
- 309.20

• Subtract 2928.54 - 416.73 wing 10's complement 2928.54 - 0416.73 2511.81 2928.54 - 0416.73 2511.81 2928.54 - 0416.73 2928.54 - 0416.73 2928.54 - 0416.73 2928.54 - 0416.73 2928.54 - 0416.73 2928.54 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73 - 0416.73- 0416.73

> Do 511.8 4 Jegnore carry 10's compleme

101

+1

Subtract 416.73-2928.54 using 10% complement

0416-73 10'A con	nplement for 2928.54 is
- 2928.54	CIQIQ 9
- 2511.81	- 2928 . 54
	7071.45 ->9' comp
01111 73	(+) (i) (+)
0416. 73	7071.46 2000 (0000
1011.06	+ 0 +1 10 710s comp

CAGENEEY'S

Binary Coded Decimal (BCD)!

7488.19

BCD is a weighted codes, each successive digit from right to left represents weights equal to some specified value and to get the equivalent decimal number add the products of the weights by the corresponding binary digit. 8421 is the most common because 8421 BCD is the most natural amongst the Other possible codes.

October 156	BCD	100 1000 Operimal	BCD
pros and	<u>842)</u> 0000	18	<u>8421</u> 8421 0001 0000
1	0001	eith the matter	0001 0001
2	0010	12	0001 0010
æ	0011	13	0001 0011
3	0100	0001	8 1
icetue -	01010101 M	1000	1.1
6	0110	4. d.	
101-4 CISE	0111	- 1000 1000	S
8	1000	0110 0000	
q	1001	1110 1000	

* BCD Addition:
Case1: Sum is equal or less than 9 and carry is 0. Perform BCD addition of (2)10 and (6)10 (2)10 \rightarrow 0010 (6)10 \rightarrow 0110 $1000 \rightarrow$ Sum is a valid 1000 \rightarrow Sum is a valid
Care 2: Sum greater than 9 but carry =0
perform BCD addition of $(7)_{10}$ and $(6)_{10}$ $7 \longrightarrow 0111$ $6 \longrightarrow 0110$ $13 \longrightarrow 100$ $1 \longrightarrow 1000$ $1 \longrightarrow 10000$ $1 \longrightarrow 10000$ $1 \longrightarrow 100000$ $1 \longrightarrow 10000000000000000000000000000000000$
Construction $1 \xrightarrow{0001} 0011 \xrightarrow{0001} Value BCD.$
Sum less than or equal to 9 but carry =1
Perform BCD addition of (9)10 and (8)10.
$9 \rightarrow 1001$ (100
+8 ->+1000 0010
Add +6 to $Jnconnect Bcp$ 17 $10001 \rightarrow Valied Bcp sum and cavey=1$ $0001 0001 \rightarrow Sncorrect Bcp result$
result Contect BCD

Add (569)10 and (687)10 in BCD



Add (0110)2 to Invalid BCD number to get correct BCD.

10 11 1111 0000 + 0110 0110 0110 L the materia 61 1 0010 0101 0110 y ar 0001 0010 0101 0110 -> Valid BCD 1 2 5 6 110 1 * BCD Subtraction: Substract (38)10 and (15)10 in BCD aba aba 38 → 0011 1000 -15 -> _0001, 010 h 23 00100011 Valid BCD 1000 0100 0 1000 DIIO AND 11.1.15 0100010 821

19-10/1

· (206.7)10 - (147.8)10 in BCD 1001 0110 1010 FDW 206.7 → 0010 0000 0110 . 0111 0100 0111 · 1000 borrow -147.8 -> 0001 58.9

1011 1110 - 1111 0000 from the 1 1210.00 head gra 0110 0110 0110 Subbact Valued -> 0101 1000. 1001 with BCP BCP BCP AND ADER Stand Mr. R(0410) ISBA (0110)2

. (1)!! . perform (83)10 - (21)10 using 9's complement method

0110 0110 0110 q'a complement for al is 9900 010101010 78 1

0110 1010 0100 1000 83 -> 1000 0011 C 0

-> + 0111 1000 78

· ITED Subtraction 1101 1111 Invalie "Invalid marker) longitudes

8

BCD BCD

0001 100 - 8E

1111 -15 - 00010 - 4- 31-23 100 101010011000 0001

that in D110 0001

01100010

Correct BCD

0110

add -10

LSB

perform (54)10-(22)10 in BCD using 10's complement method. 10's complement for 22 is 99 22 77, -> 9x comp +1 The The The The The The Comp BCD E Jondon & D 54 > 0101 0100 ->+0111 1000 78 11 > Invalid BCD 1100 1100 +0110 0110

Square ~ [] 0011 0010 -> Valid BCD

Excess-3 (xs-3) code:

15-1113/23

It is a non - Weighted BCD code. Each binary codewood is the corresponding 8421 codeword plus 0011 (3). It is a sequential code & therefore can be used for arithmetic operation.

Decimal digit Excen-3 Code

Ostatos	00 11
1	01 00
2	01010
3	0110
4	0 111
5	1,000
6	1001
7	1010
Ť	1011
8	
9	1100

11

* Excens-3 Addition

Ex:-

To perform Excess-3 addition, we have to

· Add two excess-3 number.

If carry=1 - add = to the sum of two digits

 $=0 \Rightarrow$ Subtract 3 ant 0010 1010 xs-3 code 0001 11101 21 4 -> 0111 +3 000 16alov 001 0011 0110 -> carey ix O 7 KIDEJ KILDI VOI 0100 1100 (1) - 2 soupt -0011 1010 19/200 (E. 2") E. 2000 F.

The set of the set of the set

* Excess-3 Subtraction
To perform Excess-3 subtraction. we have to
Complement the subtrahend
Add complemented subtrahend to minuencli
If carry =1, Result in +ve. Add -3 and end around carry
Af carry =0, Result in -ve. subtract 3.

0010 Ex1- 8-5 753 code 1011 $8 \rightarrow$ 1000 110 5-> 1011 I in complement + 0111 0111 0010 (1) 0101 1101 0011 0011 0011 0110

perform the dubtraction
$$(6415)_{10} - (319)_{10}$$
 in Y_{5-3} code using
the q's complement.
9's complement for 319 is 999
 319
 680
 Y_{5-3} code
 $645 \rightarrow 1001 0111 1000$
 $680 \rightarrow 1001 0111 1000$
 $+ 1001 1011 0011$
 $1 1 1 1000$
 $+ 10011 0010 1011$
 $+ 0011 + 0011 - 0011$
 $1 1 1 1000$
 $- 110 01011001$

Chi - Dates

(and) at point and add the of the here of and

sharing an incol

Part of Acord of Profess

Jinay Code

Gray code 11 a special case of unit - distance code In unit - distance code, bit patterns for two consecutive numbers differ in only one bit position. These codes are also called cyclic codes.

* BINARY - To - GRAY CONVERSION:-If an n-bit birrory number is represented by Bn, Bn-1-Bi and its gray code equivalent by Gn, Gh-1---- Gi. Where Gin and Bn are the MBBs. then gray code bits are obtained from the birrory code as follows. Gn = Bn

> Gn-1 - Bn + Bn-1 10011010 0110

G1 = B2 (B1

Where the symbol of stands for Exclusive OR (X-OR)

En:- 1001 to Gray code

Birary \rightarrow $1 \oplus 0 \oplus 0 \oplus 1$ $\downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow$ Gray \rightarrow $1 \qquad 1 \qquad 0 \qquad 1$ The gray code for $(1001)_2$ is 1101

Decimal	Binary	Code	
0	0000	0000	
i de la	0001	0001	
2	0010	0011	
3	0011	0010	
ц	0100	0110	
,	0101	0111	
2	0110	0101	
6	0111	0100	
7	1000	1100	
ہ ۹	1001	1101	
to.	1010	111	
11	1011	1110	
12	1100	1010	
13	1101	1011	
ıц	0111	1001	
15	(1)	1000	

* GIRAY - To - BINARY CONVERSION:

If an n-bit gray number is represented by Gn Gn-1.....Bi, and its binary equivalent by Bn Bn-1....Bi, Then binary bits are obtained from Gray bits as follows. Bn = Gin Bn = Bn \oplus Gin - 1 Bi = B2 \oplus Gi Ext: Convert the gray code 1101 to binary

Gray Ð 0 T D Binary -0 OTTO

The binary code is 1001.

. (010	0710	1
0010	and.	1
0017	00/11	2
1011		ţ.
1111	0101	K11
0111	17331	11
0101	0011	
1101	1011	FI
1001	0111	() 1
0001	1111	21

TRANS TO . BUNNEY CONVERSION:

It are not proportion provided to represented the second to the second t

11 19 19 ES

and the all a first

The Marthand

Logic Gates

Logic gates are the fundamental building blocks of digit. Aystems: These are 3 basic types of gates AND, OR and NOT. Logic gates are electronic circuits because they are made up of a number of electronic devices and Components. Inputs and outputs of logic gates can occur only in 2 levels. These two levels are termed HIGH and LOW, or TRUE and FALSE, or ON and OFF or Simply 1 and 0.

AND Gate

In AND gate has two or more inputs but only one output. The output is logic 1 state only when each one of its puts is at logic 1 state.

He output is logic o state even if one of its inputs is at logic o state Truth Table



Logic Symbol

Ship and

T	Inpu	its	output	,
T	A	B	Y=A.B	
T	0	0	0	
1	0	à.	: 0	i
1	1 ⁽¹)	0	0	
12	\$ [=	121	de la parto	

0

hangi térték

And and the second s

OR Gate:

· An OR gate may have two or more inputs but only one

output. The output is logic 1 state, even if one of its input is in logic 11 state to the sale is the state The output is logic o state, only when each one of its inputs is in logic 1 state. all land in the last

WIND HUNDER AND	Iru	th la	ble
Logic Symbol	Inpi	its	Output
where the Micht Micht and	A	B	Y=A+B
	0	0	0
	0	1	
and which that internet in	1	0	1

NOT Gate

· A NOT gate, also called an Inverter, has only one input and one output.

The second state

- It is a device whose output is always the complement of its input.
- . The output of a NOT gate is the logic 1 state when its input is in logic o state and the logic o state when its inputs is in logic 1 state.

Legic Symbol

A

Input Output A A 0 L 0 1

Truth Table

NAND Gate

- · NAND gate is a combination of an AND gate and a NOT gate
- The output is logic 0 when each of the input is logic 1 and for any other combination of inputs, the output is logic 1.



Truth Table



NOR Gate

A

NER GUILD

NOR gate is a combination of an OR gate and a NOT gate.

The output is logic 1, only when each one of its input is logic 0 and for any other combination of inputs, the output is a logic 0 level.

Logic Symbol

11 y Truth Table

INPUT		OUTPUT
A	B	Y=A+B
0	0	t
0	1	0
Ka K	10	0
Ne t	a É	0

X-OR Gate An X-OR gate is a two input, one output logic circuit. The output is logic 1 when one and only one of its two inputs is logic 1. When both the inputs is logic 0 or when both the inputs is logic 1, the output is logic 0.

Logic Symbol



Y= AB+AB

Truth Table

INPUT		OUTPUT
A	В	Y=A⊕B
0	0	0
0	1	T
l	0	1
1	1	0

X-NOR Gate

- An X-NOR gate is the combination of an X-OR gate and a NOT gate.
- · An X-NOR gate is a two input, one output logic circuit.
- The output is logic 1 only when both the inputs are logic 0 or when both the inputs is 2.
- . The output is logic 0 when one of itsputs is logic 0 and other is 1. Truth Table

agic v		INF	>UT	OUTPUT	1
N	Sumbol	A	B	Y=AOB	Î
	regic ognibol	0	O	1	
	A - I V	0	1	· 0	
		l	0	0	
	V= AB+AB	1	1	١	

Boolean Algebra

Boolean Algebra is used to analyze and simplify the digital circuits. Because, it uses only the binary numbers, i.e., 0 and 1, it is also called as Binary Algebra (or logical Algebra.

(b) (b) (b)

Boolean Laws

- 1. Commutative law
- 2. AND law
- 3. Amociative law
- 4. Distributive law
- 5. OR law
- 6. Inversion law

Commutative Law

Ciny binary operation which satisfies the following expression is called as commutative operation.

1) A+B = B+A





Ward Burilton Dors

D. (KIMA

A DI (811)

 $3 \longrightarrow \frac{Y=A+B}{2} \Rightarrow \frac{Y=B+A}{2}$



$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

(A+B)+C = A+(B+C).



- Con WA





A section interior A



AND Laws

$$A + 0 = 0$$

 $A + 0 = 0$
 $A + 0 = A$
 $A + 1 = A$
 $A + 1 = A$
 $A + A = A$
 $A + A$

proof :- L.H.S = (A+B) (A+C)

A A + A C + B A + B . C

[: A.A = A, B.A = A.B]

= A + AC + A B + B · C

= A + AC+BC

 $\left[\cdot : A + A \cdot B = A \right]$

(:: 1+C = 1)

= A(1+C) + BC

= A(1) + BC

ANI= A+BC . OF LOW

Consensus Theorem i, AB + Ac + Bc = AB + Acproof: LHS = AB + Ac + Bc'= AB + Ac + Bc(A + A)= AB + Ac + BcA + BcA= AB(1+c) + Ac(1+B)= AB(1) + Ac(1)= AB(1) + Ac(1)

 $ii, (A+B) (\overline{A}+c) (B+c) = (A+B) (\overline{A}+c)$ $proof: LHS = (A+B) (\overline{A}+c) (B+c)$ $= (A\overline{A}+Ac+B\overline{A}+Bc) (B+c)$ $= (Ac+B\overline{A}+Bc) (B+c)$ $= ABc+B\overline{A}+Bc) (B+c)$ $= ABc+B\overline{A}+Bc + Ac+B\overline{A}c+B\overline{A}c+Bc + Cc$ $= ABc+B\overline{A}+Bc + Ac+B\overline{A}c+Bc + Cc$ $= Abc + B\overline{A}+Bc + Ac+B\overline{A}c+Bc + Cc$ $= Abc + B\overline{A}+Bc + Ac+B\overline{A}c+Bc + Bc + Ac+B\overline{A}c+Bc + Ac+A\overline{A}c + B\overline{A}c + Ac+A\overline{A}c + Ac+A\overline{A}$
= AC+ BA+BC	(A+A = A)
$R \cdot H \cdot S = (A + B)(\overline{A} + C)$	
= AA+ BA+AC+BC	
= AC+BA+BC	A PERKONNON -
. L. H.S= R.H.S	
A+AB = A+B	
proof :- LHS = A+AB	LHS = A + (AB) (: Distributive Low]
= A(B+B) + AB	$(o1) = (\overline{A} + A) (\overline{A} + B)$
= AB+AB+AB	= A+B
= AB+B(A+A)	G
= AB+ B	(A + AB = A + B)
= A+B	
$\overline{A} + A\overline{B} = \overline{A} + \overline{B}$	PATRA -
proof :- LHS= A+AB	- Chan (. F) (GAN)
= A(B+B) + AB	L-H-S= A+(AB)
= AB+AB + AB	(O) = AA+AB
= AB+ B(A+A)	=(A+A)(A+B)
= AB+B	= A+B

= Ā+B

AB+AC = (A+C)(A+B) Proof:- R-H-S= (A+C)(A+B)

= AA+AB+AC +BC

= 0 + AB+AC+BC

= AB+AC+BC(A+A)

= AB+AC + BCA+BCA

= AB(1+c) + AC + ABC

= AB+AC+ABC

= AB+AC(1+B)

= AB+AC

PARAGE DALLANGE AV

Duality :-

It states that in a two valued Boolean algebra, the dual of an algebra, the dual of an algebraic expression can be obtained simply by interchanging OR and AND, operators and by replacing 1s by 0s and 0s by 1s.

Given Expression	Pual Expression
1. 0=1	T = 0
2 0 1 = 0	1+0 = 1
5 0 0 = 0	1+1=1
$7 \cdot 11 = 1$ $5 \cdot A \cdot 0 = 0$	A+1=10
G. A.1 = A	A+0=A0 0
7 0 0 - A	N 107 N

8.	A.A = 0
q.	A.B = B.A
10.	A.(B.C) = (A.B).C
11.	A · (B+c)= AB+AC
12.	A (A+B) = A
13.	A (A·B) = A·B
14.	$\overrightarrow{AB} = \overrightarrow{A} + \overrightarrow{B}$
15.	$(A+B)(\bar{A}+C)(B+C) = (A+B)$
16.	$A + \overline{B}C = (A + \overline{B}) (A + C)$
17,	$(A+C)(\bar{A}+B) = AB+\bar{A}C$
18.	(A+B)(C+D)= AC+AD+BC+BE
19.	A+B = AB + A B + A B
20.	AB +A +AB =0

De Morgans Theorem:

Theorem 1: AB = A+B

This theorem states that the complement of a product is equal to addition of the complements.

 $(\overline{A}+C)$

5.no	A	B	AB	Ā	B	A+B
1	0	0			T	
2	0	I and	1	10	0	1
3	1.	0	1	O	14	1
4	1	1	0	0	Ø	0

 $A + \overline{A} = 1$ A + B = B + A A + (B + C) = (A + B) + C A + (B + C) = (A + B) (A + C) A + AB = A A + A + B = A + B $\overline{A + B} = \overline{A} = \overline{B}$

 $AB+\overline{A}C + BC = AB+\overline{A}C$ $A(\overline{B}+C) = A\overline{B}+AC$ $AC + \overline{A}B = (A+B)(\overline{A}+C)$ (AB+CD)=(A+C)(A+D)(B+C) (AB+CD)=(A+C)(A+D)(B+C) (B+D)(A+D)(B+C) (B+D)(A+D)(A+D)(A+D) $\overline{A}+\overline{B}\cdot\overline{A}\cdot(A+D)(A+D) = 1$

Mann annalds



Universal Grates

The NAND and NOR gates are called as Universal Gates because it is possible to implement any Boolean expression with the help of only NAND or only NOR gates.

Realization of gates using NAND gate.

it NOT gate using NAND gate

NOT gate

in, AND gate using NAND gate

AND gate



Y=AB

1.13.95









A	B	Y= AB
0	0	0
0	1	0
۱	0	0
1	1	1

ELASSIS FILLE

in NAND gate using. NOR gate



141 X-NOR gate using NOR gate bar would up a



- $Y = (\overline{A + \overline{A + B}}) + (\overline{B + \overline{A + B}})$ $= (\overline{A + \overline{A + B}}) \cdot (\overline{B + \overline{A + B}})$ $(:: \overline{A + \overline{B}} = \overline{A} \cdot \overline{B},$ $A + \overline{A} = 1,$ $A + \overline{A} = 1,$
 - $= (A + (\overline{A} \cdot \overline{B})) (B + (\overline{A} \cdot \overline{B}))$ $B + B = 1, A\overline{A} = 0, B\overline{B} = 0$
 - $= (A + \overline{A}) (A + \overline{B}) (B + \overline{A}) (B + \overline{B})$
 - = $(A+\overline{B})(B+\overline{A}) = AB+A\overline{A}+B\overline{B}+A\overline{B} = \overline{A}\overline{B}+AB$



Ext- F(A,B,C,D) = A+BE+ADC Various ways to represent a given function · Sum of Products form · Product of Sums form

- Sum of product (Sop) form! This is also called disjunctive connonical form (DCF) or Expanded Sum of products Form or Canonical sum of products form.
- In this form, the function is the sum of a number of products terms where each product term contains all variables of the function either in complemented or uncomplemented form.
- This can also derived from the truth table by finding the sum of all the terms that corresponds to those combinations for which 'f' assumes the value 1.

$$E_{x:-} f(A,B,C) = \overline{A}B + \overline{B}C$$

= $\overline{A}B(C+\overline{C}) + \overline{B}C(A+\overline{A})$
= $\overline{A}BC + \overline{A}BC + \overline{A}BC$

The product term which contains all the variables of the functions either lin complemented or uncomplemented form is called a minterm.

- The mintern is denoted as mo, m1, m2 -...
- Another way of representing the function in canonical sop form is the showing the sum of minterms for which the function equals to 1.

$$for ex: f(A,B,C) = m_1 + m_2 + m_3 + m_6$$

The second se

(or)

$$f(A,B,C) = \sum m(t,2,3,6)$$

Where In represents the sum of all the minterms.

Product of Sum (pos) Forman (pos) Indone to and " This form is also called as Conjunctive Canonical Form or Expanded product of sum form or Canonical product of Sums Form.

- This is by considering the combinations for which f=0
- Each term is a sum of all the variables. The function $f(A,B,C) = (\overline{A}+\overline{B})(A+B)$

= (A+B+CC) (A+B+CC) in maint adapt No. of Street $= (\overline{A} + \overline{B} + C)(\overline{A} + \overline{B} + \overline{C})(A + B + C)$ A SUPER MAN

 $(A+B+\overline{C})$

- The sum term which contains each of the n Variables in either complemented or uncomplemented) form is called a maxterm.
- Maxterm is represented as Mo, Mi, M2 --
 - f(A,B,C) = MO. MI. M7 E-x:-A STATE OF A STATE OF

Or

f (A, B, c) = TTM (0,1,7)

Sop standard form The complement of a function expressed as the sum of minterms equals the sum of minterms missing from the original function. $E_{n_1} - f(A,B,C) = \sum m(0,2,6,7)$ f(A,B,C) = Zm(1,3,4,5) = m1+m3+m4+m5.

 $f = m_1 + m_3 + m_4 + m_5 = m_1 \cdot m_3 \cdot m_4 \cdot m_5$

= MI M3 M4 M5 2 ΠM (1,3,4,5) 1. Espand A (A+B) (A+B+E) to maxterms and minterms SELENT THE SECOND AND AND AND A Given pos form is NUCCECT FREEDOR F. C. FRE A (A+B) (A+B+C) S AN DEMA DEMA DEMA DEMA DEMA A = A +(BB)+ CC = (A+B) (A+B) + CC = (A+B+C) (A+B+C) (A+B+C) (A+B+C) Guerri II al Al AVERA A+B = A+B+CC = (A+B+C) (A+B+C)) A (()) () () () · · A (A+B) (A+B+Z) = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) $(\overline{A}+B+\overline{C})$ (A=A.A) C LARGE LANGE HANGE HARDE = (A+B+C) (A+B+C) (A+B+C) (A+B+C) (A+B+C) (A+B+C) (A+B+C) = (000) (001) (010) (010) (100) (101) = Mo. MI. M2. M3. M4. MS = TM (0,1,2,3,4,5) (1) (1) The maxterms MG. M7 are missing in the pos form so, the sop form will contain the mintermys 6 and 7 = >m(G,7).

2. Convert the expression into their standard SOP form.

Y= AB+AC+BC

Given that Y=AB+AC+BC

= AB(C+C) + AC(B+B) +BC(A+A) = ABC+ABC+ABC+ABC + ABC + ABC

The a stand is a way

= ABC + ABE + ABC + ABC

3. Expand A + BC + ABC to maxterms and minterms

Given that Y=A+BC+ABC

= A(B+B)(C+C) + BC(A+A) + ABC

= (AB+AB) (C+C) + BCA+ BCA + ABC

= ABC+ ABC + ABC + ABC + ABC + ABC + ABC

= ABC + ABC + ABC + ABC + ABC + ABC

= (000) (001 10) (01010) (01010) (000) =

= (111)+(110)+(101)+(100)+(01))

= m1, m6, m5, m4, m3

= Zm(3,4,5,6,7)

Missingminterms are mo, mi, m2

So, the maxterms are Mo, MI, M2

= TM(0, 1, 2)

3 \$For the given truth table, white the logic expression in the standard sproxm.

A	в	с	Ч			(1) (1)	A	
0	0	0	0	2	0	0	10	
0	O	ı	r	1	1	, Ç	0	
		0	0	0	0	1	C	
0	•		0	0	1		.0	
0	l	1	U	1	Ø	0	1	
Ĩ.	0	0	I.	10		0		
	0	1	O	0			1	
		0	Ø		N	1	1	
		0			1	1	10.12	

I I I Stad and

soli- A B C Y

01.61 0 0 0 A=1 C ABC 0 0 ATO 1 1 (mi) tor 0 0 0 0 1 minterms) 1 0 0 A 0 1 minterms ABO 0

0 0 1 0.91 (m4) 1 0 O 1 Ditte 1 0 0 1 -> ABC E 1 1 1 (m7) (locoldino) E

 $Y = \overline{ABC} + \overline{ABC} + \overline{ABC}$ = $\Sigma m(B1, 4, 7)$ 5. For the given truth table Write the logical expression in the standard pos form.

A	в	c	Ч		-		
0	0	0	Ó	0		1. op	
U	0		•	12.0			
0	I.	0	0				000
0	t	Т.,	٥	1			C
1	0	0	I.	0		1	0

1010

1 1 0 0

1 1 1

sol: Given truth table

P. Oaks

c y B A (-A= 0) A=1 $0 \quad 0 \quad 0 \quad \longrightarrow A+B+C$ O O I JEA C I o for martering $0 \quad 0 \quad 0 \rightarrow A + \overline{B} + C$ 0 O I I O → A+B+C 1 00 0 1 0 1 101 -> A+B+C 0 1 1 0 0 -> A+B+C and a 1 1 stal

0

Standard pos form:

Y= (A+B+C) (A+B+C) (A+B+E) (A+B+E) (A+B+C)

(1. 14. 16)

1. Simplify the expression given below Y= AB+ (A+B) (A+B) Given expression in SOP form CHAMMEN Y= AB+ (A+B) (A+B) (1811) (1611) = AB+ (AA+AB+AB+BB) (MARKE) (MARKALOGINAL) (MARKA) AB+AB = AB, P AC BAC PRO PRO IC 15434 A AA = O B·B=B) Y= AB+ AB+B = B(A+A)+B (01010) (0) (1=0B+B 201((10B+B=B))(01010) = B ALA SIA 2. Simplify the following three variable Boolean SU SIDAY BIAN (SIGIN) Copression. 4= Zm (2,4,6) niete) (natan re Given expression in sop form $[:m_2 = 0 | 0$ Y= m2+m4+m6 100 A DAI ERAILAN ABC my= 100 = ABC+ABC+ABC ABE SIDABUNA DVI OIGU = ABC + AC (B+B) m6=110 = ABC+AC ABA A DA A DA A ABE) = c (AB+A) (A+C) (A+C) (A+BC=(A+B)(A+C) = C(A+A)(A+B) = C(A+B)

. The alterna the second the second to be all which is

Simplify the following three variable logic expression Y= TTM (13,5) Given expression in pos form Y= MI- M3. M5 . (-: MI= 001 A+B+C = (A+B+C) (A+B+C) (A+B+C) M3=011 A+B+C = (A+B+c) (AA +AB+AC + BA+BB + BC + AC + BC + CC) MS=101 $\overline{A} + B + \overline{c}$ (: AA=0, CC=C, BB=0) STAR +BAH (A+B+C) (AB+AC+AB+BC+AC+BC) (A+B+C) (A+B+C) (AB+AC+AB+C) = (A+B+c) (AB+ c(A+A)+AB+c(B+B)+c) $\left(\begin{array}{ccc} \vdots & A+\bar{A}=1, & B+\bar{B}=1 \right)$ = (A+B+C) (AB+C+AB+C+C) CALANCER. (2.0 F) mK = 1' $= (A+B+\overline{c})(AB+\overline{AB}+\overline{c})$ Charles a principal in Salp form OIC ON A AB + AAB + AC+ ABB + ABB + BC + ABC + ABC + ABC + ēē 0.01 ABCHASSA108A = AB+O +AE +AB+O+BE+ABE +ABE+O E CIT HAL DAN DUN = AB + AC + BC + ABC + ABC + C = AB(I+Z) + AZ + BZ + ABZ + C = AB+AC+BC+ABC+Q

 $= AB+\overline{C} (A+B+\overline{AB}+1)$ $Y = AB+\overline{C}$

(: A+B+AB+1=1)

Karranaugh Maps (0x) K-Maps:

The k-map is a chart or a graph, composed of an arrangement of adjacent cells, each representing a particular combination of variables in sum or product form.

The k-map is systematic method of simplifying the Boolean expression.

Kindlen

Sal marks

Two Vasiable K-map:-

A two variable expression can have $2^2 = 4$ possible combinations of the input variables. A and B.

SOP Form -

The avariable k-map has 2² = 4 squares. These squares are called cells.
A '1' is placed in any square indicates that corresponding minterm is included in the output expression, and a 0 or no entry in any square indicates that the corresponding minterm does not indicates that the corresponding minterm does not appear in the expression for output.

A B O I O A B A B I A B A B

DOS form -

Each sum term in the standard pos expression is called a Maxterm. A function in two variables (A, B) has 4 possible maxterms, A+B, A+B, \overline{A} +B and \overline{A} +B. They are

ELON I The Carlies

CARGIN . PROPERTY

11 1044 11





pos form

The possible ministern grouping in a two variable k-map are shown below.





(1) THE A MEAN'S THEIR AND AND AND 6 (A 1 (cPa)

1 protion in Brief, condition and see or agent in some part for later house mole temperation in it was variable. 3 million on collar and contract and a property of a production 1.195 Andren and (1:43) 81.104

> 1. 11.30 ANG MIN MAR 1.103 14.11

> > A Carbons

Reduce the expression f = (A + B)(A + B)(A + B) wing K-map

sol: The given expression in terms of maxterms is



J = A + B 0 0 A

Three Ucuiable K-map

A function in three variables (A,B,C) can be expressed in Sop and pos form having eight Possible combination. A three variable K-map have 8 squares or cells and each square on the map represents a minterm or maxterm is

$ \begin{array}{c c} \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & (m_{0}) & (m_{1}) & (m_{2}) \\ \hline \overline{ABC} & (m_{1}) & (m_{2}) & (m_{2}) \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} & \overline{ABC} \\ \hline \overline{ABC} & ABC$				A REAL PROPERTY OF A READ PROPERTY OF A REAL PROPER	
	0	A+B+C (Mo)	A+B+C (Mi)	A+B+C (Ma)	AtBic (M2)
1 ABC ABC ABC ABC (m4) (m5) (m4) (m6)	ŀ	A+B+C CM4)	A+B+0 (M5)	AIBIC (Ma)	A+B+C (M6)

Four Variable K-map

A jour Variable (A,B,C,D) expression can have 2⁴=16 Possible combinations of input variables. A jour variable K-map has 2⁴=16 squares or cells and each square on the map represents either a mintern or a maxtern as shown in figure below.

12

	ABCI	Davolvon				
	in the last	00	01	1160	408	ARY
	100	ABCD (mo)		3 ABCD (m3)		
10	6)1	ABCD (my)	ABED (ms)	ABCD (m ₂)	A BCD	
MAN 40	PI	ABCD (m2)	ABCD (mB)	ABCD (mis)	ABCD (m14)	
	01	ABCD	ABCD	ABCD	ABCD	
a	A Sactor		(mg)	((m))	· (mio)	a.sla
ABYCI	00	01	Se U	nrof qu	(minte	erma)
00	A+B+C+D (Mo)	A+B+C+D (Mi)	A+B+C- (M3)	3 HD AHBH		1
01	A+B+C+D (M4)	A+B+C+D (Ms)	5 A+B+C+ (M+)	D P+B+C	e +D	0
n	A+B+C+D (Ma)	A+B+C+D (MB)	A+B+C+ (Mis)	15 A+B+C (M14	+D	ni Ni
lo	A+B+C+D (Me)	A+B+G+D (Ma)	A+B+C+D (M1)	A+B+C. (M10	10 +D)	
3.			a logit in the logit			

pos form (maxterns)

For the k-map shown in figure White the Simplified Boolean expression in Sop form and pos form



Y = ABC + ABC + ABC + ABC



· Simplify the Boolean function using K-maps

f = Zm(0,1,2,4,5,6)



 $J = \overline{B} + \overline{C}$

Simplify the following expression using K-maps J= Σm (0,1,3,4,5)7) CONTRACTION CONT 11 A margin al grant BC BC BC BC BC 3 10 12,00 A 5 A 00 B+C



Simplify the following boolean function by using four-



Sop form J = ACD+ ABC+ ABC + ACD



POS form $\Rightarrow f = (\overline{A+C+D})(\overline{A+B+C})(A+\overline{C+D})(A+B+C)$

1. Convert the Gray code 1101 to brany

Giay	
Binary	1001

2. 101101

Gray	1	0	1	-	0	3	
Binary	4.	1	0	1	¥.	0	

Error Detecting and Correcting Codes: -> codes which allow only error delection are called "Error Detecting codes".

→ Codes which allows error detection and correction are called "Error Detecting and correcting codes".

٠.

^{1.} Parity Bit

3- bil	Mes	sage	Message-101	ih odd panty	Msg. Lo	orth Danity
A	В	C	Message	parity	Message	panty
D	D	D	000	1	000	0
0	0)	001	D	001	ĩ
D	1	Ο	010	0	010	L:
0	ĩ	1	011	11 .	011	0
I	0	0	100	0	100	1
1	0	J	101	Î	101	D
1	1	0	IID	1	110	0
۱	I	J .	11)	0	цj	1

-lamming code . No of parity bits, P = T + P + I P-> No of parity bits x -> No 9 information bits . Example : -for 4 bit information, let 2= 4 P-Thial & eriot let p=2 2 2 4+2+1 437 X let p=3 232,4+3+1 878 V . Three Panty bib are required to provide Single error correction for four information bits. Error-Correcting codes : 1. 7-bit Hamming code P1 P2 D3 Py Ds D6 D7 $P_1 \rightarrow 1, 3, 5, 7$ $P_2 \rightarrow 2, 3, 6, 7$ Pg -> 415,6,7

2) The p-bit - Hamming code 22 P3 D3 Py D5 D6 D3 P8 Dy D10 D1 D12 P, $P_1 \rightarrow 1.3, 5, 7, 9, 11$ $P_3 \rightarrow 2,3,6,7,10,11$ Ry > 4,5,6,7,12 Ps -> 8,9,10,11,12 3) The 15-bit Hamming code Pi P2 D3 P4 D5 P1 D7 P8 D9 D10 D11 D12 D13 D14 D15 $P_1 \rightarrow 1, 3, 5, 7, 9, 11, 13, 15$ $P_3 \rightarrow 2,3,6,7,10,11,14,15$ P4->4,5,6,7,12,13,14,15 P8 -> 8,9,10,11,12,13,14,15 " Encode the binary coord 1011 into seven bit even parity hamming code. 7L>4 step 1: find the no. of parity bits required let p=3 2P > 2+P+1 23> 4+3+1 838 1 Three parity bits are sufficient Iolal code bits = 2+p = 4+3=7

Step ?) construct a bit location table Bit designation Da Py D6 D5 D3 P2 P1 Bit location 7 6 5 4 3 2 Binary location number 111 110 101 100 010 010 001 Information bits 1 0 L - 1 Parity bits 0 1 0

step 3) Determine the party bits

Bit

BH

Bì

٦٢

tef

1

even $I R \rightarrow 3 5 7 \rightarrow I I I$ $O P_2 \rightarrow 3 6 7 \rightarrow I 0 I$ $0 P_3 \rightarrow 5 6 7 \rightarrow 1 0 1$

:. Seven bit tramming code is 1010101 a. Determine the single error-correcting code for the information code 10111 for odd parity.

step 1: Find the number of parity bits required

let p=3 n=5 2 > 2+P+1 23 > 5+3+1 8>9 X let p=4 2P>x+P+1 2425+4+1 167,10 /

29 Hence four bits are sufficient Total code bit = 5+4 = 9 step 1: Construct a bit location table BB Pi Dy Pa Dy Do Ds Pu Bit designition Bit location 2 3 4 5 6 s 7 9 1001 1000 0111 0110 0101 0100 0011 0010 0001 Binary location ۱ 1 O Information bits' 0 - 1 ۱ 0 panty bits 099 Step3: Determine the parity Bits 9 For P1 : 3 5 7 1 10 For B: 367 1.10 For Py : 567 For Ps : Bit Ps checies bit locations & and 9. and must be o to have an odd parity. step 4: Enter the parity bits into the table to form a nine bit Hamming code 10011110 Detecting and correcting an Error: 1. Assume that the even parity Hamming code in example 011001 is transmitted and that 0100011 is reacived The receiver does not know what was transmitted. Determine bit location where error has occured using received code.

30

Step 1: Construct - the bit location table

D3 B P1 Dç P6 Bit designation Py-DI 2 C 3 ς – Ч – Bri localion 1 Binary locartion number 111 110 (0) 100 011 010 001 ۱ 1 0 D 0 ۱ O Received code even step 2 : Check-for parity bils (SB) For Pi: cheers locations 1,3,5,9 -> 1000 I For B: checks locations 2,3,6,7 → 1010 О For Ry: checks locations 45,6,7 -> 0010 L .: The revoltant 2,101 word J This says that the bit in the number 5 locations is in error. It is o by it should be 1. : The correct code 0110011. he Hamming Gode 1011 01101 is received. Correc It if any ertors. There are four parity bits and odd hirty is used.

ALPHINNUMERIC CODES

-- ophanumeric codes on codes used to encode the characters

of approver in addition to the decimal digits. The Ascil code: American Standard Code for Information Investory > It is haviably a 9-bit code. it 2⁹ : 12.8

The the Accu cade .

				MSB«						
	0000	NUL	DLI	010	011	100	101	10	111	
	1000	SOF	DCI	i.	1	0	6	2		
c	0110	STX	DC2	•	2	в	c	6		
c	011	e Tx	DC3	11	3	c	è			
0	100	COT	DCU	8	u	D	-	c	2	
0	101	CNQ	NOK	7.	<	r.	1	d	t	
· · · · ·	110	Ack	SYN	2		c c	υ	c	U	
505 0	111	BEL	ETB	•	э Э	r .	V	-	v	
1	000	BS	CON	C	0	11	а v	9	S	
10	101				0	FI .	x	Ь	2	
		нт	EM	>	٩	î,	У	i	ч	
10	010	LF	SUB	*	:	3	Z	1	2	
10	0	VT	ESC	+	:		C C			
- 11	00	FF	FS	•	•	ĸ	L	ĸ	ĩ	
	1101				<	L	Υ	L	1	
		CK	GS	-	2	м	٦	h	,	
-11	10	S0	RS				1	,	3	
<u>п</u>	11	91			>	N	^	D	~	
	<u></u>	51	20	/	?	0	-	ь	DIE	

-Abbieviations:

Act - Actualedge BEL - Bell Bs - Bacrspace CON - Cancel CR - Carriage relorn DC1 - Direct Cornwl 1 DC) - Diect Control 2 Dr3 -DCy - " " 4 DEL - Delete idle DLE - Data link escape EM - End of modium END - Enquiry EOT - End of transmission ESC - Escape ETB - End of transmission block ETX - End of text

FF - form feed FS-form Cepanator QS - Group Separator HT - Horizontal Tab LF - Lifte feed NNV - Negative Acknowledge NUL - NULL RS - Record Separator SI - Shift out SO - Shift out SOH - Stort of heading STX - Substitute SYNI - Synchronous Idle US - Unit Separator VT - Vertical Tab

he EBCDIC Code : Extended Binary Coded Decimal Interchange Code . : 2⁸=256

	1					MIC		he										
	1	0	JUN T	THE	105	1	<u>4</u>	-	6	-7	~	2	1	R	51	DI	F	
		'	SOH	DCI	200			1	1		a	3	~		~	-	10	1
7		2	SIX	DC2	15	YAS					þ	ĸ	9		P.	ĸ	S	
->		3	('1x	DC2.							C	1	1		C.	5	7	3
->		4	PF	RT.S	BYP	IN					e	n	v		ŧ	M		1
21	LSD(fr	2	4IT	NL	IF	RN					5	0	ю		ŧ	0	w	6
		6	LC	BS	EDB	γc					3	P	x		9	P	×	7
		7	D il	31	PRE	<i>L</i> 01					0 b	q	4		1	R	y z	9
	5	5		CON							;	r	5					
1	9			EM							8							
1	Ð	s	mm	CC	sm)		ø	1	I	:								
	в		n		ł		•	¢.	,	#								1
	С	F	F	JFS		Dcy	<	1	1.	0			2					
	D	c	R.	Iqs	ENG	NON	C)	-	č								
	ε	s	0	IRS	FX.		+	;	>	=								
	F	S	7	שוב	BEL	sug	Ĩ	1	?	i.			1		-	-		1
UNIT-2

Combinational Circuit:-

A combinational civicuit may be defined as a logic circuit the output of which depends only upon the combination of the inputs. The output does not depend on the past value of inputs or outputs. Thesefore, combinational circuits do not need any memory.



fig:- Block dicigram of a combinational circuit.

A combinational circuit (can have a number of inputs and a number of outputs. The above figure has n inputs and m outputs. Between the inputs and outputs, logic gates are connected, and hence, combinational circuit basically consists of logic gates.

The Vanious Steps Involved in Designing Procedure of a Combinational logic may be listed under:

- · we will be given a problem 0 0
- Then, we determine the number of inputs and outputs and assign letter symbols to input and output variables.
- · After that we write a truth table relating the inputs and

AC LINES

outputs.

Then, White k-map for each output and obtain the simplified Boolean expression for each output.
Lastly draw the logic cliagram.
Ex: A circuit has journ inputs and two outputs. One of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. Design the combinational circuit.

soli-i, het the four inputs be A, B, C, D and the two outputs

all a shi d

be y, and y2.

ii, Then Write the truth table

			With the second	Se Section and	A		
Decimal	91	pput	5	. B. A.	inis C	output	Frank in the second sec
	A	B	С	D	Y ₁	42	
0	O	0	0	0	0		6 Warden and March
1	0	0	0	1	O	0	aco Alabo at an
2	0	0	1	0	0	0	
3	0	O		ı	0	0	
4	0	10	0	0	0	0	0
5	0	t	0	100	0.1	O	an all a start and
6	O	1	1	0	,O	O	A Shering the second
7	O	Y	R i	N	T I	0	
8	1. N. 1	0	0	000	O	O	Col developments
q	p-1	0	0	1	0	O	work and the st
		0	1	0	0	0	
10	W. Log (1 0	o C	1		Ø	
12	n r ton	1	n ettas	00	Correction of the second	0	C. N. Starster A. C.
13	(antis)	1	1	0 1		0	a was well a all a

in Then. Write K-map for each output and get simplified expression.

for output y,

for output 42



ABCD

3

Y2

Classification of Combinational Cincuits The Combinational circuits may be classified as in Code converters in Adders in Eubtractors

iv, Comparators

· Addens:

Addition of two binary digits is most basic operation performed by the digital computers. classification of Binary Addess: i. Half addess, and i. Full addes

Half Adden:-

Half added is a combinational logic cincuit with two inputs and two outputs. It is the basic building block for addition of two single bit numbers. This cincuit has two outputs namely carry and sum.

An half addess cisicuit is designed to add two single bit binerry numbers A and B.



in, Truth Table

Leaved and	SINO	Anp	uts	Outputs		
	-	A	в	Sum	Carry	
	1	0	0	0	0	
light southing	2 100	0	I	1.1	0	
	3	t	0	¥	0	
	4	t	1	O	1	

in K-maps for Carry and Sum outputs

1. . 18/18 (D . 19/1





Corry = AB fig: K-map for Carry output

Sum= AB+AB = ABB

fig:- K-map for Sum output

logic diagram iv, Implementation of AB Sum Sum B AB Carry Carry AB a standard and fig1- Half Adder Circuit Jig: - Half Adder wing Basic gates Drawback A half adder can add Ao and Bo to produce So and Co. Howeven, the addition of next bits requires the addition of

AL, B. and Co. The addition of three bits is not possible to perform by using an half adder circuit. Therefore, practically we cannot use a half adder.

$$A = A_1 A_0$$

$$B = B_1 B_0$$

$$+ c_0 \longrightarrow Carry generated from the addition (A_0 + B_0)$$

1. 1

Full Adden: To ovencome the drawback of an Half Adden cincuit, we develop a 3 single bit adder circuit called Full Adden. It can add two one-bit numbers A and B, and carry Cin Basically, a full adden is a three input and two output Combinational cincuit.

E parte risk Ha - Ph

201KOUD STEP

figt-Block diagram

9	nputs	ies III	Out	tputh
A	B	Cin	S	Co
0	0	0	0	0
0	0	1	1	0
0	0,1,0)	0	1	0
0	s Net	1	0	1
1	0	0	1	0
at 1	0	1	O	١
111	1.	0	0	1
1	1	1	١	1

Jigi - Truth Table

K-maps for the Sum Gand Carry out (Co) outputs.



Full Adden Using Half Adders :-



Jig: Full Adder wing two Half Adders

(EDAD HOH (ECAD WD)

EAA EN 18.

: A+AB = A+B]

1 in the part of

2/20.

(x) and a (x) and Erant

Sum = A + B + Cin

- $C_0 = (A \oplus B)C_{in} + AB$ $= (\overline{A}B + A\overline{B})C_{in} + AB$
 - = ABCin + ABCin + AB
 - = B(ACin+A) + ABCin
- = B(A+Cin) + ABCin
 - = AB+ BCin + ABCin
 - = AB+ Cin (B+AB)
 - = AB + Cin (A+B)
- = AB+ACin +BCin

-A full -Addess acts as a basic building block of the 4 bit / 8 bit binary / BCD addess ICS such as 7483.



indi kinder for Willevense





Full Subtractor

Definition :-

A full subtractor is a combinational circuit with three inputs A, B and Bin and two outputs D and B. Here, A is minuend, B is subtrahend, Bin is the borrow produced the by the previous stage, D is the difference output and Bo STORESON Sublecter can creby 12 output. All isr 1 is the Borrow 1019 Inputs outputo A Bin D Bo B A 0 0 0 \bigcirc Difference Full Silicipi 1 9 600 1 B O (D) 0 Subtractor On is Vention's Jean Bin 0 Borrow 1 0 1 O (Bo) 0 0 0 1 fig: Block cliagram of full Subtractor O 1 0 0 1 O 0 3 SAIDIA : CI. 1 fige Touth Table K-maps for Difference and Borrow outputs ABin BBin BBin BBin BBin BBin BBin BBin BBin BBin BBir >ABBin A 0 0 (1)0 12 A 5 A 0 1 0 A 0 0 0 ABBin BBin ABBin Hamap for Difference K-map for Borrow Bo = ABin+ AB+BBin D= ABBin + ABBin + ABBin + ABBin = Bin (AB+AB) + Bin (AB+AB) = Bin (ABB) + Bin (ABB) 10/1 2/01 AD B (D Bin

DUDIDI SUMMER (





MULTIPLEXERS:

A Multiplexers (MUX) is a Combinational logic component that has several inputs and only one output.

- · Mux directs one of the inputs to its output line by using a Control bit word to its select lines.
- · MUX contains
 - * 2 inputs (Logias)1
 - * n selection (inputs
 - * a single output

Therain A sales * Selection input determines the input that should be connected to the output.



tig: - Block diagram of N:1 Multiplexes

- The Multiplexen is also called as data. Selector.
- The Multiplexent acts like an electronic switch that selects
- one from different. · A multiplexen may have an earble input to control the operation of the Unit.

11 18

2:1 Multiplexent has two data inputs Do and DI, one Select input S an enable input and one output. The block diagram of 2:1 multiplexer is shown in figure.

-		the second se			20 110 03 0 1 22	Man Chantle
D	2:1	Y(output)		Enable	Select i/p	Output
E	IN IOX		231	10.0	DID XX	10
(Enable -	1	1		D. Salt	Ora	Do
inful)	S(select	input)		i len	1.	Di
Jig:	· Block Dia	Grains			71.41 7.1	



fig:- Realization of 2:1 MOX using gates



The output will be high when the selected input is 1. Hence, the logical expression for output in the sop form will be

 $Y = S_1 S_0 D_0 + S_1 S_0 D_1 + S_1 S_0 D_2 + S_1 S_0 D_3$

8:1 MULTIPLEXER :-

The block diagram of an 8:1 Mux has been shown in below figure and its Truth table. Truth Table



Applications of a Multiplexer:

- "It is used as a data selector to select one out of many clata inputs.
- · It is used for simplification of logic clesign.
- . In the data acquisition system.
- . In designing the combinational circuits.
- · In the D/A convertexs
- . To minimize the number of connections,

Multiplexer Tree (Expanding Multiplexers)

The multiplexers having more number of inputs can be obtained by cascading two or more multiplexers with less number of inputs. This is known as a multiplexer tree.

1. Implement an 8:1 multiplexen using two 4:1 multiplexers.



Selec	et in	puts	output	1
S2	S,	S.	Ч	
0	0	0	Da	19
0	0	1	Ðı	Eno
0	1	0	P2	UX-1
0	1	1	P3	Z
1	0	0	P4	19
1	0	1	Ps	Cho
1	1	0	Po	1-21
1	1	1	\mathcal{D}^{1})2

figi-Multiplexer by carcacling Truth Table two 4:1 Multiplexers

2. Implement a 16:1 multiplexess using 4:1, multiplexers. 2001 the sound and be about all and to be bound > Do Do-41 4:1 Di -D many N 515194 State the Million St. Dz Dz MUX-1 151 D3 51 50 Da as indes the AN I PARTING 0.0 SI So C P P P ST Do SI So 42 > Di 4:1 colorida) bost xorslattura D2 MUX-2 Do Da MAN . D3 ES: D1 4:1 and all and promised Bibi + D2 MUX-5 1 and the second of the Output AN 181 to create arth Da D. 4:1 P. DS Y3 1 1 1001 1:6 Charl 1 War west Dg -YD, D2 MUX-3 Dio -52 D3 Si Sa D., -So NUXUNA SI So E. D12 00 0 >D. 44 4:1 DI3 D, Diy -D2 MUX-4 05 Dur > D3 figi- 16:1 Multiplexes using 4:1 multiplexes XUNA The select input s, and so of the multiplexers 1, 2, 3 and 4 are connected together. The select inputs s3 and s2 are applied to the data inputs Do, DI, D2 and D3 of MUX-5 an shown in Ver Bast all min

figure.

	Select i	nputs		M	UX · OU	tputs	La side	Final	
53	52	5,	So	Y,	Y2	43	44	output	4
0	0	0	0	Do	D4	Ds	Diz	Do	3352=00
0	0	0	1	Dı	D5	Da	Dia	D,	(MUX-5
0	0	t	0	D2	De	Dio	Dig	D2	Selects Y,
0	0	1	t	D3	D7	Dıı	Dis	D3	
0	1	0	0	Do	Dφ	Dr	D12	D4	$\frac{1}{52}$) $5_2 5_2 = 01$
0	t	0	I	Dı	Ds	Dq	Di3	Ds	MILY-5
0	12	1	0	D2	De	Dio	D14	D ₆	Selects Y2
0	1	1	1	D3	D7	D"	Dis	D_7	
I	0	0	0	Do	D4	Ds	D12	Ds	
1	0	0	ł	Dı	Ds	Dq	D13	Dq	63 52 - 10
1	0	1	0	D2	D	Dio	Dig	Dro	MU×-5
ı	0	1	1	D3	D7	Du	Dis	Dn	Selects Y3
I	t	0	0	Do	D4	Ds	D12	D12	7
L	1	0	1	D,	DS	Da	Diz	Dr3	$S_3 S_2 = 11$
1	t	1	0	D2	De	Dio	D14	Diy	Mux -5
1	1	1	1	D ₃	D7	Du	D15	Dist	J Selects Y4

Table: - Summary of Operation.

a provide full in second popul

11

S	elect i	nputs	and the	M	Ux ·Ou	tputs		Fim	1
53	52	Sı	So	Y,	Y2	43	44	output	
` 0	0	0	0	Do	D4	Ds	Diz	Do) 3352=00
0	0	0	1	Dı	D5	Da	Dia	D,	(MUX-5
0	0	t	0	D2	De	Dio	D14	D2	Selects Y,
0	0	1	1	D3	D7	Du	Dis	D3	
0	ł	0	0	Do	Dy	Dr	D12	D4	$\int S_2 S_2 = 01$
0	t	0	1	Di	Ds	Dq	Di3	Ds	MILY-5
0	1	1	0	D2	De	Dio	D14	De	Selects Y2
0	1	1	1	D3	D7	D,	Dis	D7	
t	0	0	0	Do	D4	Ds	D12	Ds	
1	0	0	F	Dı	Ds	Dq	D13	Dq	63 52 - 10
1	0	1	0	D2	D	Dio	Duy	Dio	MUX-5
t	0	t	1	D3	D7	Du	Dis	Dn	Selects Y3
t	1	0	0	Do	D4	Ds	D12_	D12	7
1	1	0	1	Dı	DS	Dq	Diz	Dia	S3 S2 = 11
l	t	1	0	D2	De	Dio	Diy	Diy	MUx -5
1	1	1	1	D3	D7	Du	Dis	Distric	J Selects Y4

Table: Summary of Operation.

in press of pilling have applied

H

4 Implement a jul adder using 8:1 multiplexen The truth table of a jull adden is

	Input	5	Outp	uts
A	Θ	Cin	Sum (S)	Corry (c)
0	0	0	0	0
0	0	11 (1 1	O
0	(I)	0	1 16	0
0	1	t	0	1
10	0	0	(<u>1</u>)	6
1	0	1	0	l.
1	1	0	0	1
ł	1	- t	1	ï
1	Land and			

in a shirt of the second

12

The Sum and Carry outputs can be expressed in the standard

SOP form is

S= Zm(1,2,4,7) and C= Zm(3,5,6,7)

Logic 1



Jig:- Full Adder wing 8:1 MUX

Multiplesc

5. Implement the following function using an 8:1 multiplexen.

							1.14
Do	D,	D2	Da	D4	Ds	D ₆	Dz
0		2	3	4	3	6	Ø.
8	9	10		12	13	14	15
0	t	0	1	0	10	0	1
	D. 0 8 0	D. D. O Û 8 9 I	Do Di Di 0 ① 2 8 ④ 10 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D_0 D_1 D_2 D_3 D_4 D_5 0 $\widehat{(1)}$ 2 $\widehat{(3)}$ 4 $\widehat{(5)}$ 8 $\widehat{(9)}$ 10 $\widehat{(1)}$ 12 $\widehat{(3)}$ 0 1 0 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$





fig: - Implementation using 8:1 Multiplexer

DEMULTIPLEXER

>It is also called a "data distributor".

- A demultiplecer is a device that takes a single input line and noutes it one of several digital output lines.
- → A demultiplexent has on outputs and n select lines which are used to select which input line to send
 - to the output of the man in the man of the states



jig:- 1:n clemultiplexer

1. Ca. 1

112 Demux

A 1:2 demultiplexer has one clata input Din, One Select input So, One Enable (E) input and two outputs Yo and Y.

in mild and



South and the second and the second problem where the jig: - Block cliagram

Marsin Marsing

1 P.S. 311

If Enable = 0, then all the outputs are 0. If Enable input = 1, one of the outputs Yo (or) 4, is active for a given input.

Enable	Data i/p	Select	outp	uls
E	Din	So	.41	0
D	×	×		
1	а I.	0	O	
۱		I.		0

Truth table of 1:2 DEMUX.







1:8 Demuttiplexer

1:8 Demux

h na

1:8 Demultiplexer has one data input, eight outputs, three Select inputs and an enable input E-AX shown in block diagram.

		1 - Carlos	Enable	Se	lect	t	10			Outp	outs.			
		Yo	. E	52	SI	So	4-	-Ye	45	Yy	Y3	Y2	Y,	Yo
			000	×	×	x	0	0	0	0	0	0	0	0
			010	0	0!	0	0	0	0	0	0	0	0	Din
Din	1.0	12	0 10	0	O	١	10	0	0	0	0	10	Dic	0
	1.0	9 ₃	OFF	0	Ĭ(0	0	0	0	0	0	Dir	0	0
	Vemux	—— Y ₄	110	0	I(1	0	0	0	0	D	0	0	0
		<u> </u>	1	ı	0	0	0	0	0	Din	0	0	0	0
Ę		<u> </u>	1	- U	0	1	0	O	Din	0	0	0	0	0
	1	— Y7	1	1	1	0	0	Din	0	0	0	0	0	0
			1	I.	t	I.	Din	0	0	0	0	0	0	\bigcirc
	S_2 S_1 S_0	14		~		tal			1:0	De				~
fig1-	Block cliagram	of		lr	Leth	ta	de	9	1.9	NC	The s	30		

14

1:4 De Multiplexer

1:4 Demultiplexer contains single input, jour outputs and two selection inputs as shown in figure below.



fig:- Block diagram of 1:4 Derowx

0	Enable	Data Input	Select lines		out	puts	5			
	E	Din	Sq	5.	Yo	4.	42	43		
K	0	×	×	×	0	0	0.	0	A	
0	10	10	O	0	10	0	0	0		
10	01 0	101 Ó	10	01	0	1	0	0		
0	off C	0.1	4	(0	0	0	1	0	316	
0	dis	CI C	ct	CI	0	0	0	1	1	
1	and the second	CT 11	1 in	19.15	Mr. New		-	1.1.1	127	

Truth table of 1:4 Demux

 $Y_0 = E\overline{S}_1 \overline{S}_0 Din$ $Y_1 = E\overline{S}_1 S_0 Din$ $Y_2 = ES_1 \overline{S}_0 Din$

43 = ES1 50 Din



Decoden :-

A decoder is a combinational circuit. It converts the n-bit binary information at its into a maximum of 9° output lines.



2×4 Decoder: The block diagram of 2×4 decoder has shown in

figure. Reason situated and prime kinged and prime model



- · It convictors Contains & inputs, four outputs and Enable
- · Each output represents one of the minterms of 2 input variables
- · If Erable = 0, then all the outputs are zero.
- · If Enable = 1, one of the outputs yo to Yz is active

for a given input.

Inputa			Outputs			
E	A	в	40	Yı	42	43
0	x	×	0	0	0	0
١	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
۱	1	1	O	0	0	1

* 9

Yo is active, yo=1 when imputs A=D, B=0 output 5/1 Y1 is Active, Y1=1 when inputs A=0, B=1 5 30 5 is Active, Yz=1 when inputs A=1, B=0 Y2 Y3 is Active, Y3=1 when inputs A= 1, B=1 2.5130 () Yo=A B YI= AB Y2= AB Y3=AB C X S 101301 · stin 1233 122

1 C 7 83547 191

120 30 3 3

fig 1 - Logic Diagram of 2×4 decoder

3×8 Decoder :-

The block diagram of 3xr decoder is shown in figure.



fig:- Truth table of 3x8 clecocler

11. Latter De manual Dell are



UN17-3

Dequential Cioncuits :-

The output of a sequential circuit depends upon the present time inputs, The previous output and the sequence in which the "inputs are applied.



figi- Block diagram of a secuential circuit. & requestial circuit requires a memory element.

Present State of a Sequential Circuit:

The data stored by the memory element at any given instant of time is known as the present state of the sequential circuit.

Nent State:-

The Combinational circuit operates on the external inputs and the present state to produce new output Some of those new outputs are stored in memory element and known as the next state of the Sequential circuit.

Clock Signal:-

The clock signal is a timing signal clock is a Dectangular signal as shown in figure with a duty cycle equal to 50%. The clock signal repeats itself after every T seconds. Therefore, the clock frequency $F = \sqrt{T}$.

Low Jaising Daising Coder Falling Coder T Jig: - Illustration of Comparison between combination	a Clock signal. ional and sequential circuits:
Combinational Circuit	Sequential Circuit
*In combinational circuits, the output variables at any instant of time are dependent only on the present input variables. *Memory unit is not requires in combinational circuit.	*In sequential circuits the output variables at any instant of time one dependent not only on the present "input variables, but also On the present state. *Memory unit is required to store the past history of the input variables.
* These circuits are faster becaute the delay between the i/p and 0/p due to propagation clebay of gates only.	* Sequential circuits are slower than combinational circuits.
* Eary to achign.	* Comparatively hard to design.

SR LATCH :-

The latch has two outputs q and q'. When the Circuit is switched on the latch may enter into any state. If q=1, then q'=0, which is called set state. If q=0, then q'=1, which is called some star RESET state whether the latch is in SET state or RESET state, it will continue to remain in the same state, as long as the power is not switched off But the latch is not an weful circuit, since there is no way of entering the desired input.

NOR Latch:


hence the both inputs of NOR gate 1 pixe 0 so the output Q = 1.

Case 3:- S=0, R=0

we know that $\overline{q} = S + \overline{q}$ and $\overline{q} = R + \overline{q}$

•	$\overline{\mathbb{Q}} = \overline{\mathbb{O} + \mathbb{Q}}$	and	$\varphi = \Theta + \overline{\varphi}$
	$\overline{\varphi} = \overline{\varphi} \cdot \overline{\varphi}$		$\phi = \overline{\phi} \cdot \phi$
	= Q		= Q

States. S=R=O, then Q and Q do not change their

Case 4:- S=1, R=1, then the outputs @ and @ both are forced to O. Actually, This is an indeterminate state which must be avoided.



			-	7
5	R	Ģ	Q	State
0	0	Q^+	Q+	Storage
0	1	O	1	Reset
1	0	1	0	Set
1	1	D	D	Invalid

Truth table.

NAND truth table



fig:- SR Latch using NAND gates

Coverin: - S=0, R=0; Then the outputs Q and Q both are forced to 1. This is an undeterminate state which must be avoided.

case iii:
$$S=0, R=1$$

output of NAND gate 1 is 1 i.e., $Q=1$
hence the inputs of NAND gate2 are 1. $Q=0$.
case iii: $S=1, R=0$
output of NAND gate2 is 1 i.e., $Q=1$
hence the inputs of NAND gate1 are $1: Q=0$.
case iv: $S=1, R=1$
we know that $Q=5:\overline{Q}$ and $\overline{Q}=\overline{Q}=0$.

$\mathfrak{P} = \overline{\mathfrak{Q}} \cdot \mathfrak{s}$	Q= R.Q
= S+Q	$= \overline{R} + \overline{Q}$
= 0+0	$= 0 + \overline{Q}$
= Q	- @

S=R=1, then Q and \overline{Q} do not change their states.



S-R Flip-flop

The basic flip-flop is a one bit memory cell that gives the fundamental idea of memory device. The logic diagram and the block diagram of S-R flip-flop with clocked input.



The flip-flop can be made to respond only alwing the occurance of clock pulse by adding two NAND gates to the input latch. So synchronization is achieved. i.e., flipfbps are allowed to change their states only at particular instant of time. The clock pulses are generated by a clock pube generator. The flip-flops are affected only with the arrival of clock pube.

- -> when clk=0 the octput of N3 and N4 are 1 regardless of the value of s and R. This is given as input to NI and N2. This makes the previous value of a and a unchanged. > when clk=1 the information at S and R inputs are allowed. to meach the latch and change of state in flipplop takes place.
- -> CIK=1, S=0, R=1 gives the RESET state i.e., Q=0, Q=1 + ClK=1, S=1, R=0 given the SGT state i.e., O=1, a=0
- -> CIK=1, S=1, R=1 is not allowed, because it is not able to determine the next state. This condition is said to be a " Race Condition".

	Qntl	SR	CIK
Nochange	Qn	ХХ	0
No change	Qn	0.0	1
Reset	0	0 1	١
Set	1	1 0	ι
Not allowed.	×	1 1	1

Qn SR Qn+1 0 0 0 0 ţ 0 0 0 1 0 I 0 X 1 ۱ 0 0 1 0 0 1 0 1 0 1 ١ 1 t ×

characteristic table

Qn	Qn+1	5	R
0	0	0	x
0	1	1	0
1	0	0	١
1	1	×	0

Excitation table

Touth table

from characteristic table



JK flip-flop

The Invalid condition in SR flip-flop, when S=R=1 is eliminated in J-K flipflop. There is a feedback from the output to the inputs.



The J and K are called control inputs, because they determine what the flipplop does when a positive clock arrives.

- > When J=0, k=0 then both N3 and N4 will produce high output and the previous value of Q and Q retained or it is.
- \rightarrow when J=0, K=1, N3 will get an output as 1 and op of N4 depends on the value of Q. The final output ix Q=0, $\overline{Q}=1$ i.e., RESET state.
- → when J=1, k=0 the output of N4 is 1 and N3 depends on the value of \overline{Q} . The final output is Q=1 and $\overline{Q}=0$ i.e., set state.
- The shen J=1, k=1 it is possible to set (or) reset the flip-flop depending on the current state of output. If Q=1, Q=0 then N4 passes '0' to N2 which Produces $\overline{Q}=1$, Q=0 which is reset state when J=1, k=1, Q changes to the complement of the last

State. The flipplop is raid to be in the toggle state Ģ J K Pnot Qn OJ K Qntl Qn Ntochange . 0 0 0 0 .0 O Reset) 0 0 0 0 0 0 set 0 0 4 1 t 1 0 complement) Qo D : 0 1 Toggle 1 0 1 0 ۱ Truth Table 0 ľ ۱ O 1 1 1



D flip-flop!-

The D flip-flop is the modified form of S-R flipflop, S-R flip-flop is converted to D flip-flop by adding an inverter between S and R and only one input D is taken instead of S and R. So one input is D and Complement of D is given as another input. The logic diagram and the block diagram of D flip-flop with clocked input.



Logic diagram

(NI and N2) are clisabled and Q retains its last value . when clock is high both the gates are enabled and the input value at D is transferred to its output Q. D flipplop is also called "Data flipflop".

CIK	D	Qn+1
0	x	Qn
1	0	O
1	1	1

Truth Table



Characteristic Table



Qn (Pn+1	D
0	0	0
C	١	1
t	D	0
1	١	1

Excitation Table

T glipflop:-

If the Tinput is high, the T flip-flop changes state ("toggles") whenever the clock input is strobed. If the Tinput is low, the flip-flop holds the. Previous value.









Qn	T	Qn+1
0	0	0
. 0	١.	2-1
1	0	1
1	1	0

Characteristic Table



 $Q_{n+1} = \overline{Q}_{n}T + Q_{n}T$

Applications of Flip - Flops:-

- · Frequency Division
- · Darallel date storage
- · Serial data storage.

Transfer of data.

Registers

To increase the storage capacity in terms of number of bits, we have to use no of flipflops. Such a group of flip-flops is known as a Register. The n-bit register will consist of n numbers of flipflops and it is capable of storing on n bit word.

Registers may be classified based on the way in which dotta are entered and taken out from a register. There may be following four Possible modes:

Moder of Operation J ١, Parallel parallel in Serial in Serial Serial in pagallet in parallet Out Out Serial out out (SIPO) (SISO) (PISO) (PIPO)

•.

Shift Registers:-

The binary data in a register can be moved within the register from one flipplop to the other or outside it with application of clock pulses. Those registers which allow such date transfers are known as shift Register. Modes of operation of a shift Register.

- · Serial input Serial output (serial shift Right)
- · Serial input Serial output (Serial shift left)
- Serial input parallel output
- · parallel input Serial output

Serial Input Serial Output (Shift Left Mode)

Gerial G2 D2 Q1 DK Q0 D0 Din Serial FF-3 Con FF-2 FF-1 FF-0 Con det Output fig:- Serial shift left TRegister.

The vest condition. i.e., $Q_3 = Q_2 = Q_1 = Q_0 = 0$.

-> Let us illustrate the entry of a four bit binary number 1111 into the register.

This Number must be applied to Din bit-by-bit

with the MSB bit applied first.

CIK Q3 Serial input $\varphi_2 = D_3$ $\varphi_1 = D_2$ $\varphi_0 = D_1$ Din=Do 0 0 0 0 1 0 0 1 0 1 ŀ 0 0 E 1 0 1 L 4 1 14 1 k 1 4 4 IE Direction of data travel t haveform for Shift Left operation -75) ->t Din ? FF. O set -) t Qo -FF-11 Sets -> t Q, JFF-24Set 0 -) t Q2 ar CFF-3 Sel $\rightarrow t$ Q3 à 1111. 1100 0111 ۱ Starlwood > 0000 0001

Serial in Serial Out (shift Right Mode)



Before application of clock right, let $0_3 \ 0_2 \ 0_1 \ 0_0 \ 0$





Then apply the clock pulse. As soon as the third negative clock edge hits. FF-1 will sets and the Output will get modified to



of clock. fig: Shift Register status after the fourth fallingedge



Semial ZN Parallel OUT (SIPO):-

In this data is entered serially and then taken out in parallel. This means that first the data is loaded bit by - bit. The outputs are disabled as long as the loading is taking place. As soon as the loading is complete, and all the flipplops consist of theirs required data, the outputs are enabled. So that all the loaded data is made available over all the output lines simultaneously. Also, number of clock cycles required to load a four bit word is 4. Therefore, the speed of operation of sipo made will remain same as that of SISO made.



PARALLEL IN PARALLEL OUT (PIPO)

figure shown the parallel in parallel out mode of operation. The 4-bit binary input Bo, B1, B2, B3 is applied to the data inputs Do, D1, D2 and D3 respectively of the four flip-flops. As soon as a negative clack edge is applied, the input binary bits shall be loaded into the flip-flops simultaneously. The loaded bits appear simultaneously to the output side. Here, Only one clock pulse is essential to load all the bits.



· · · • •

PARAMEL IN SERIAL OUT MODE (PISO)

In this mode, the bits are centered in parallel i.e., The circluit shown in figure is a four bit parallel input serial output register. Output of Plevioys FF is connected to the input of the next one with the help of a combinational Circuit. Then the binary the help of a combinational Circuit. Then the binary input word Bo, B1, B2, B3 is applied through the same combinational Circuit. There are two modes same combinational Circuit. There are two modes



Clk

Jig .. parallel in Serial out Shift Register

Shift Mode when the Shift/10ad line is high (1), the AND gates 2,4,6 become inactive. Hence, the parallel loading of the data becomes impossible. But, the AND gailes 1, 3 and 5 become active. Therefore, the shifting of data from left to right bit-by-bit on application of clock pulses. Thus, the parallel in Serial out operation takes place.

Load Mode:

when the shift/load line is low (0), the AND gates 2, 4 and 6 become active. They pass B1, B2 and B3 bits to the corresponding flip.flops. On low going edge of clock, the binary inputs B0 B1B2B3 get loaded into the corresponding flip.flops. Therefore, parallel loading takes place.

Rom a state decarpter will as should a second will be

and the second sec

Marine Marine and a state of the second of the

Straft SAL A. T.

graded and the state of the

41-2 Soft

Counters:-

The cligital circuit used for counting pulses is known as counter.

It is a Sequential Circuit Counter is the widest applications of flip-flops. It is a group of flip-flops with a clock signal applied. Barically counters count the number of clock pulses. It can be used for measuring frequency or time period.

Classification of Counters counters' are basically of following two types i. Asynchronians or oripple counters. i. Synchronians counters.

is Asynchronoux Ripple up counter

jor there counters, the external clock signal is applied to one jlip flop and then the output of preceding flip-flop is connected to the clock of next flip-flop.

figure shows a 2 bit Ripple up counter The no. of flip-flops used in 2. The Toggle flip-flops are being used. But, we can use the Jk flipflop. Here T is connected permanently to logic 1. External clock is applied to the clock input of flipflop A and QA output is applied to the clock input of the next flip. flop i.e., FF-B.



fig:- A two bit anynchronous binary up counter

- \rightarrow Initially both the flipflops be in reset condition. Therefore, QB QA = 00
- The first negative going clock edge hits FF-A, it will loggle as $T_A = 1$. Hence, Q_A will be equal to 1. Also, Q_A is connected to clock input of FF-B. Since Q_A has changed from ote 1, it is treated as the positive clock edge by FF-B. There is no change in QB because FF-B is a negative edge triggered FF. Hence after the first clock pulse the counter outputs are QB $Q_A = 01$

-> At the Second falling edge of clock, FF-A toggles again, to make QA = 0. -. RB will become 1.

The counter outputs are

The counter outputs are

-> At the fourth falling edge of clock FF-A toggles and QA becomes 0 and QB also toggles from 1:10 0.

The Counter outputs are

$Q_B Q_A = 0 0$.

.)					
CIK	Counter outputs		State number	Decimal	
	QB(MSB)	QA (LSB)		equivalent of counter ofp	
Initially	0	0		0	
#t (1)	0	1	T	E .	
2nd (1)	1	O	2	2	
3rd (1)	1	t	.3	3	
uth (1)	0	0	4	0	

from the above table, this counter has four distinct states of output namely 00,01,10 and 11. In general, the number of states = 2° , where n is equal to the number of flip-flops.

Down Counter:-

The counters which can count in the downward direction, i.e., from the maximum count to zero are called down counters. A 3-bit anynchronous down counter has been shown in figure. The clock input is applied directly to FF-A. But, PA is connected to clock of FF-B, PB to clock of FF-C and so on.



Sig! - A 3-bit asynchronous down counter.

let initially all the flip flops be in the reset

 $\therefore \ Q_C \ Q_B \ Q_A = 0 \ 0 \ 0$

As soon as the first falling clock pulse arrives

FF-A toggles so, QA becomes 1 and QA becomes 0 from 1. Aluo, QA acts as a clock to FF-B. Alence, FF-B coill change its state. Alence, QB becomes 1 and QB becomes 0 from 1. QB acts as clock to FF-C. Alence FF-C coill change its state. Therefore QC becomes 1 and QB becomes 1. Alence, after the first clock pube, the output of counter are.

Qc QB QA = 111

Convexponding to the Second falling clock edge, FF-A toggles, QA becomes 0 and QA becomes 1. This positive going change in QA obes not alter the state of FF-B. SO, QB remains 1 and \overline{Q}_B stemains 0. Hence, there is no change in the state of FF-C. Hence, after the second clock pulse, the counter outputs as under:

QC QB QA = 110



Synchronous Counters

If the clock pulses are applied to all the flipflops in a counter simultaneously, then Etach a counter is colled as Synchronous Counter.

2-Bit Synchronous UP counter

A-2-bit synchronous counter has shown in fig: The JA and KA inputs of FF-A are connected to legic 1. Hence FF-A workh as a toggle. flip-flop. The JB and KB inputs are connected to @A. Hence, FF-B toggles if @A = 1 and there won't be any state change if @A = 0.



jig: A 2 - bit Synchronoux counter. $<math>\rightarrow$ Anitially QB QA = 00

The first negative clock edge is applied. FF-A toggles and Q_A will changes from 0 to 1. But, at the instant of applications of negative clock edge, $Q_A = 0$, therefore, $J_B = k_B = 0$. Hence FF-B coill not change its state. Thus, $Q_B = coill remain 0$. $Q_B = Q_A = 0 1$

> On the availad of second negative clock edge, FF-A toggles again and QA changes from 1 to O. But, at this instant, QA coas 1. Hence, KB = 1 and FF-B toggles. Hence, QB changes from 0 to I.

: RB QA = 10

-> Simillerly on the next clock pulse FF-A toggler QA from 0 to 1, But there is no change of state for QB.

QB QA=11

to as QB will also change from 1 to 0.

	Counte	n outputs
Clock	QB (MSB)	Qx(LSB)
Initially	Ø	0
21t (1)	0	, ,
and (1)	1	б
3rd (4)	1)
yth (J)	0	0 =

s.nc	of Comparison	Axynchronous counter	Synchronous Counter
1	Circuit Complexity	Logic circuit is simple	with increase in no. of states, the logic circuit becomes complicated.
ø.	Connection pattern	output of the Directeding FF is connected to clock of the next FF.	There is no connection between output of Direceding FF and LLK of next one.
3.	Clock input 17	All the FFs are not 4 clocked simultaneously. c	Il the FFs receive lock signal simul- taneously.
Ч.	Propagation Delay	$p \cdot D = n \times (t_d)$ where p n is no of FF-s and $gtt_d is p \cdot d per F-F th$	D = (ta) FF+(ta)gateis much shorteras that of
5.	Maximum frequency of operation	Low because of Hi the long propagation pro delay.	gh due to shorter pageition delay.

UNIT-IV Microprocessor-I

Microprocessor - Overview

Microprocessor is a controlling unit of a micro-computer, fabricated on a small chip capable of performing ALU (Arithmetic Logical Unit) operations and communicating with the other devices connected to it.

Microprocessor consists of an ALU, register array, and a control unit. ALU performs arithmetical and logical operations on the data received from the memory or an input device. Register array consists of registers identified by letters like B, C, D, E, H, L and accumulator. The control unit controls the flow of data and instructions within the computer.

Block Diagram of a Basic Microcomputer



How does a Microprocessor Work?

The microprocessor follows a sequence: Fetch, Decode, and then Execute.

Initially, the instructions are stored in the memory in a sequential order. The microprocessor fetches those instructions from the memory, then decodes it and executes those instructions till STOP instruction is reached. Later, it sends the result in binary to the output port. Between these processes, the register stores the temporarily data and ALU performs the computing functions.

List of Terms Used in a Microprocessor

A list of some of the frequently used terms in a microprocessor -

- Instruction Set It is the set of instructions that the microprocessor can understand.
- Bandwidth It is the number of bits processed in a single instruction.

- Clock Speed It determines the number of operations per second the processor can perform. It is expressed in megahertz (MHz) or gigahertz (GHz). It is also known as Clock Rate.
- Word Length It depends upon the width of internal data bus, registers, ALU, etc. An 8-bit microprocessor can process 8-bit data at a time. The word length ranges from 4 bits to 64 bits depending upon the type of the microcomputer.
- **Data Types** The microprocessor has multiple data type formats like binary, BCD, ASCII, signed and unsigned numbers.

Features of a Microprocessor

features of any microprocessor -

- **Cost-effective** The microprocessor chips are available at low prices and results its low cost.
- Size The microprocessor is of small size chip, hence is portable.
- Low Power Consumption Microprocessors are manufactured by using metaloxide semiconductor technology, which has low power consumption.
- Versatility The microprocessors are versatile as we can use the same chip in a number of applications by configuring the software program.
- **Reliability** The failure rate of an IC in microprocessors is very low, hence it is reliable.

Microprocessor - Classification

A microprocessor can be classified into three categories -



RISC Processor

RISC stands for **Reduced Instruction Set Computer**. It is designed to reduce the execution time by simplifying the instruction set of the computer. Using RISC processors, each instruction requires only one clock cycle to execute results in uniform execution time. This reduces the efficiency as there are more lines of code, hence more RAM is needed to store the instructions. The compiler also has to work more to convert high-level language instructions into machine code.

Some of the RISC processors are -

- Power PC: 601, 604, 615, 620
- DEC Alpha: 210642, 211066, 21068, 21164
- MIPS: TS (R10000) RISC Processor
- PA-RISC: HP 7100LC

Architecture of RISC

RISC microprocessor architecture uses highly-optimized set of instructions. It is used in portable devices like Apple iPod due to its power efficiency.



Characteristics of RISC

The major characteristics of a RISC processor are as follows -

• It consists of simple instructions.

- It supports various data-type formats.
- It utilizes simple addressing modes and fixed length instructions for pipelining.
- It supports register to use in any context.
- One cycle execution time.
- "LOAD" and "STORE" instructions are used to access the memory location.
- It consists of larger number of registers.
- It consists of less number of transistors.

CISC Processor

CISC stands for **Complex Instruction Set Computer**. It is designed to minimize the number of instructions per program, ignoring the number of cycles per instruction. The emphasis is on building complex instructions directly into the hardware.

The compiler has to do very little work to translate a high-level language into assembly level language/machine code because the length of the code is relatively short, so very little RAM is required to store the instructions.

Some of the CISC Processors are -

- IBM 370/168
- VAX 11/780
- Intel 80486

Architecture of CISC

Its architecture is designed to decrease the memory cost because more storage is needed in larger programs resulting in higher memory cost. To resolve this, the number of instructions per program can be reduced by embedding the number of operations in a single instruction.



Characteristics of CISC

- Variety of addressing modes.
- Larger number of instructions.
- Variable length of instruction formats.
- Several cycles may be required to execute one instruction.
- Instruction-decoding logic is complex.
- One instruction is required to support multiple addressing modes.

Special Processors

These are the processors which are designed for some special purposes. Few of the special processors are briefly discussed -

Coprocessor

A coprocessor is a specially designed microprocessor, which can handle its particular function many times faster than the ordinary microprocessor.

For example – Math Coprocessor.

Some Intel math-coprocessors are -

- 8087-used with 8086
- 80287-used with 80286
- 80387-used with 80386

Input/Output Processor

It is a specially designed microprocessor having a local memory of its own, which is used to control I/O devices with minimum CPU involvement.

For example -

- DMA (direct Memory Access) controller
- Keyboard/mouse controller
- Graphic display controller
- SCSI port controller

Transputer (Transistor Computer)

A transputer is a specially designed microprocessor with its own local memory and having links to connect one transputer to another transputer for inter-processor communications. It was first designed in 1980 by Inmos and is targeted to the utilization of VLSI technology.

A transputer can be used as a single processor system or can be connected to external links, which reduces the construction cost and increases the performance.

For example – 16-bit T212, 32-bit T425, the floating point (T800, T805 & T9000) processors.

DSP (Digital Signal Processor)

This processor is specially designed to process the analog signals into a digital form. This is done by sampling the voltage level at regular time intervals and converting the voltage at that instant into a digital form. This process is performed by a circuit called an analogue to digital converter, A to D converter or ADC.

A DSP contains the following components -

- **Program Memory** It stores the programs that DSP will use to process data.
- Data Memory It stores the information to be processed.
- **Compute Engine** It performs the mathematical processing, accessing the program from the program memory and the data from the data memory.
- Input/Output It connects to the outside world.

Its applications are -

- Sound and music synthesis
- Audio and video compression
- Video signal processing
- 2D and 3d graphics acceleration.

For example – Texas Instrument's TMS 320 series, e.g., TMS 320C40, TMS320C50.

Microprocessor - 8085 Architecture

085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology.

It has the following configuration -

- 8-bit data bus
- 16-bit address bus, which can address upto 64KB
- A 16-bit program counter
- A 16-bit stack pointer
- Six 8-bit registers arranged in pairs: BC, DE, HL
- Requires +5V supply to operate at 3.2 MHZ single phase clock

It is used in washing machines, microwave ovens, mobile phones, etc.

8085 Microprocessor - Functional Units

8085 consists of the following functional units -

Accumulator

It is an 8-bit register used to perform arithmetic, logical, I/O & LOAD/STORE operations. It is connected to internal data bus & ALU.

Arithmetic and logic unit

As the name suggests, it performs arithmetic and logical operations like Addition, Subtraction, AND, OR, etc. on 8-bit data.

General purpose register

There are 6 general purpose registers in 8085 processor, i.e. B, C, D, E, H & L. Each register can hold 8-bit data.

These registers can work in pair to hold 16-bit data and their pairing combination is like B-C, D-E & H-L.

Program counter

It is a 16-bit register used to store the memory address location of the next instruction to be executed. Microprocessor increments the program whenever an instruction is being executed, so that the program counter points to the memory address of the next instruction that is going to be executed.

Stack pointer

It is also a 16-bit register works like stack, which is always incremented/decremented by 2 during push & pop operations.

Temporary register

It is an 8-bit register, which holds the temporary data of arithmetic and logical operations.

Flag register

It is an 8-bit register having five 1-bit flip-flops, which holds either 0 or 1 depending upon the result stored in the accumulator.

These are the set of 5 flip-flops -

- Sign (S)
- Zero (Z)
- Auxiliary Carry (AC)
- Parity (P)
- Carry (C)

Its bit position is shown in the following table -

D7	D6	D5	D4	D3	D2	D1	D0
S	Z		AC		Р		CY

Instruction register and decoder

It is an 8-bit register. When an instruction is fetched from memory then it is stored in the Instruction register. Instruction decoder decodes the information present in the Instruction register.

Timing and control unit

It provides timing and control signal to the microprocessor to perform operations. Following are the timing and control signals, which control external and internal circuits –

- Control Signals: READY, RD', WR', ALE
- Status Signals: S0, S1, IO/M'
- DMA Signals: HOLD, HLDA
- RESET Signals: RESET IN, RESET OUT

Interrupt control

As the name suggests it controls the interrupts during a process. When a microprocessor is executing a main program and whenever an interrupt occurs, the microprocessor shifts the control from the main program to process the incoming request. After the request is completed, the control goes back to the main program.

There are 5 interrupt signals in 8085 microprocessor: INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.

Serial Input/output control

It controls the serial data communication by using these two instructions: SID (Serial input data) and SOD (Serial output data).

Address buffer and address-data buffer

The content stored in the stack pointer and program counter is loaded into the address buffer and address-data buffer to communicate with the CPU. The memory and I/O chips are connected to these buses; the CPU can exchange the desired data with the memory and I/O chips.

Address bus and data bus

Data bus carries the data to be stored. It is bidirectional, whereas address bus carries the location to where it should be stored and it is unidirectional. It is used to transfer the data & Address I/O devices.

8085 Architecture

We have tried to depict the architecture of 8085 with this following image -



Microprocessor - 8085 Pin Configuration

The following image depicts the pin diagram of 8085 Microprocessor -



The pins of a 8085 microprocessor can be classified into seven groups -

Address bus

A15-A8, it carries the most significant 8-bits of memory/IO address.

Data bus

AD7-AD0, it carries the least significant 8-bit address and data bus.

Control and status signals

These signals are used to identify the nature of operation. There are 3 control signal and 3 status signals.

Three control signals are RD, WR & ALE.

- **RD** This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- **WR** This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- ALE It is a positive going pulse generated when a new operation is started by the microprocessor. When the pulse goes high, it indicates address. When the pulse goes down it indicates data.

Three status signals are IO/M, S0 & S1.
IO/M

This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.

S1 & S0

These signals are used to identify the type of current operation.

Power supply

There are 2 power supply signals – VCC & VSS. VCC indicates +5v power supply and VSS indicates ground signal.

Clock signals

There are 3 clock signals, i.e. X1, X2, CLK OUT.

- X1, X2 A crystal (RC, LC N/W) is connected at these two pins and is used to set frequency of the internal clock generator. This frequency is internally divided by 2.
- CLK OUT This signal is used as the system clock for devices connected with the microprocessor.

Interrupts & externally initiated signals

Interrupts are the signals generated by external devices to request the microprocessor to perform a task. There are 5 interrupt signals, i.e. TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR. We will discuss interrupts in detail in interrupts section.

- **INTA** It is an interrupt acknowledgment signal.
- **RESET IN** This signal is used to reset the microprocessor by setting the program counter to zero.
- **RESET OUT** This signal is used to reset all the connected devices when the microprocessor is reset.
- **READY** This signal indicates that the device is ready to send or receive data. If READY is low, then the CPU has to wait for READY to go high.
- **HOLD** This signal indicates that another master is requesting the use of the address and data buses.
- **HLDA** (**HOLD** Acknowledge) It indicates that the CPU has received the HOLD request and it will relinquish the bus in the next clock cycle. HLDA is set to low after the HOLD signal is removed.

Serial I/O signals

There are 2 serial signals, i.e. SID and SOD and these signals are used for serial communication.

• **SOD** (Serial output data line) – The output SOD is set/reset as specified by the SIM instruction.

• **SID** (Serial input data line) – The data on this line is loaded into accumulator whenever a RIM instruction is executed.

Microprocessor - 8086 Overview

8086 Microprocessor is an enhanced version of 8085Microprocessor that was designed by Intel in 1976. It is a 16-bit Microprocessor having 20 address lines and 16 data lines that provides up to 1MB storage. It consists of powerful instruction set, which provides operations like multiplication and division easily.

It supports two modes of operation, i.e. Maximum mode and Minimum mode. Maximum mode is suitable for system having multiple processors and Minimum mode is suitable for system having a single processor.

Features of 8086

The most prominent features of a 8086 microprocessor are as follows -

- It has an instruction queue, which is capable of storing six instruction bytes from the memory resulting in faster processing.
- It was the first 16-bit processor having 16-bit ALU, 16-bit registers, internal data bus, and 16-bit external data bus resulting in faster processing.
- It is available in 3 versions based on the frequency of operation
 - $\circ \quad 8086 \rightarrow 5 MHz$
 - \circ 8086-2 \rightarrow 8MHz
 - \circ (c)8086-1 \rightarrow 10 MHz
- It uses two stages of pipelining, i.e. Fetch Stage and Execute Stage, which improves performance.
- Fetch stage can prefetch up to 6 bytes of instructions and stores them in the queue.
- Execute stage executes these instructions.
- It has 256 vectored interrupts.
- It consists of 29,000 transistors.

Comparison between 8085 & 8086 Microprocessor

- Size 8085 is 8-bit microprocessor, whereas 8086 is 16-bit microprocessor.
- Address Bus 8085 has 16-bit address bus while 8086 has 20-bit address bus.
- Memory 8085 can access up to 64Kb, whereas 8086 can access up to 1 Mb of memory.
- Instruction 8085 doesn't have an instruction queue, whereas 8086 has an instruction queue.

- **Pipelining** 8085 doesn't support a pipelined architecture while 8086 supports a pipelined architecture.
- I/O 8085 can address $2^8 = 256$ I/O's, whereas 8086 can access $2^{16} = 65,536$ I/O's.
- Cost The cost of 8085 is low whereas that of 8086 is high.

Architecture of 8086

The following diagram depicts the architecture of a 8086 Microprocessor -



Microprocessor - 8086 Functional Units

8086 Microprocessor is divided into two functional units, i.e., EU (Execution Unit) and BIU (Bus Interface Unit).

EU (Execution Unit)

Execution unit gives instructions to BIU stating from where to fetch the data and then decode and execute those instructions. Its function is to control operations on data using the instruction

decoder & ALU. EU has no direct connection with system buses as shown in the above figure, it performs operations over data through BIU.

Let us now discuss the functional parts of 8086 microprocessors.

ALU

It handles all arithmetic and logical operations, like +, -, \times , /, OR, AND, NOT operations.

Flag Register

It is a 16-bit register that behaves like a flip-flop, i.e. it changes its status according to the result stored in the accumulator. It has 9 flags and they are divided into 2 groups – Conditional Flags and Control Flags.

Conditional Flags

It represents the result of the last arithmetic or logical instruction executed. Following is the list of conditional flags -

- Carry flag This flag indicates an overflow condition for arithmetic operations.
- Auxiliary flag When an operation is performed at ALU, it results in a carry/barrow from lower nibble (i.e. D0 D3) to upper nibble (i.e. D4 D7), then this flag is set, i.e. carry given by D3 bit to D4 is AF flag. The processor uses this flag to perform binary to BCD conversion.
- **Parity flag** This flag is used to indicate the parity of the result, i.e. when the lower order 8-bits of the result contains even number of 1's, then the Parity Flag is set. For odd number of 1's, the Parity Flag is reset.
- Zero flag This flag is set to 1 when the result of arithmetic or logical operation is zero else it is set to 0.
- Sign flag This flag holds the sign of the result, i.e. when the result of the operation is negative, then the sign flag is set to 1 else set to 0.
- Overflow flag This flag represents the result when the system capacity is exceeded.

Control Flags

Control flags controls the operations of the execution unit. Following is the list of control flags -

- **Trap flag** It is used for single step control and allows the user to execute one instruction at a time for debugging. If it is set, then the program can be run in a single step mode.
- **Interrupt flag** It is an interrupt enable/disable flag, i.e. used to allow/prohibit the interruption of a program. It is set to 1 for interrupt enabled condition and set to 0 for interrupt disabled condition.

• **Direction flag** – It is used in string operation. As the name suggests when it is set then string bytes are accessed from the higher memory address to the lower memory address and vice-a-versa.

General purpose register

There are 8 general purpose registers, i.e., AH, AL, BH, BL, CH, CL, DH, and DL. These registers can be used individually to store 8-bit data and can be used in pairs to store 16bit data. The valid register pairs are AH and AL, BH and BL, CH and CL, and DH and DL. It is referred to the AX, BX, CX, and DX respectively.

- **AX register** It is also known as accumulator register. It is used to store operands for arithmetic operations.
- **BX register** It is used as a base register. It is used to store the starting base address of the memory area within the data segment.
- **CX register** It is referred to as counter. It is used in loop instruction to store the loop counter.
- **DX register** This register is used to hold I/O port address for I/O instruction.

Stack pointer register

It is a 16-bit register, which holds the address from the start of the segment to the memory location, where a word was most recently stored on the stack.

BIU (Bus Interface Unit)

BIU takes care of all data and addresses transfers on the buses for the EU like sending addresses, fetching instructions from the memory, reading data from the ports and the memory as well as writing data to the ports and the memory. EU has no direction connection with System Buses so this is possible with the BIU. EU and BIU are connected with the Internal Bus.

It has the following functional parts -

- **Instruction queue** BIU contains the instruction queue. BIU gets upto 6 bytes of next instructions and stores them in the instruction queue. When EU executes instructions and is ready for its next instruction, then it simply reads the instruction from this instruction queue resulting in increased execution speed.
- Fetching the next instruction while the current instruction executes is called **pipelining**.
- Segment register BIU has 4 segment buses, i.e. CS, DS, SS& ES. It holds the addresses of instructions and data in memory, which are used by the processor to access memory locations. It also contains 1 pointer register IP, which holds the address of the next instruction to executed by the EU.
 - \circ CS It stands for Code Segment. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.

- \circ **DS** It stands for Data Segment. It consists of data used by the program and is accessed in the data segment by an offset address or the content of other register that holds the offset address.
- \circ SS It stands for Stack Segment. It handles memory to store data and addresses during execution.
- \circ **ES** It stands for Extra Segment. ES is additional data segment, which is used by the string to hold the extra destination data.
- **Instruction pointer** It is a 16-bit register used to hold the address of the next instruction to be executed.

Register organization of 8086

General 16-bit registers

The registers AX, BX, CX, and DX are the general 16-bit registers.

AX Register: Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16- bit register AX. AL in this case contains the low-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations, rotate and string manipulation.

BX Register: This register is mainly used as a base register. It holds the starting base location of a memory region within a data segment. It is used as offset storage for forming physical address in case of certain addressing mode.

CX Register: It is used as default counter or count register in case of string and loop instructions.

DX Register: Data register can be used as a port number in I/O operations and implicit operand or destination in case of few instructions. In integer 32-bit multiply and divide instruction the DX register contains high-order word of the initial or resulting number.

Segment registers:

To complete 1Mbyte memory is divided into 16 logical segments. The complete 1Mbyte memory segmentation is as shown in fig 1.5. Each segment contains 64Kbyte of memory. There are four segment registers.

Code segment (CS) is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.

Stack segment (SS) is a 16-bit register containing address of 64KB segment with program stack. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers is located in the stack segment. SS register can be changed directly using POP instruction. It is used for addressing stack segment of memory. The stack segment is that segment of memory, which is used to store stack data.

Data segment (DS) is a 16-bit register containing address of 64KB segment with program data. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment. DS register can be changed directly using POP and LDS instructions. It points to the data segment memory where the data is resided.

Extra segment (ES) is a 16-bit register containing address of 64KB segment, usually with program data. By default, the processor assumes that the DI register references the ES segment in string manipulation instructions. ES register can be changed directly using POP and LES instructions. It also refers to segment which essentially is another data segment of the memory. It also contains data.

Pointers and index registers.

The pointers contain within the particular segments. The pointers IP, BP, SP usually contain offsets within the code, data and stack segments respectively *Stack Pointer* (SP) is a 16-bit register pointing to program stack in stack segment.

Base Pointer (BP) is a 16-bit register pointing to data in stack segment. BP register is usually used for based, based indexed or register indirect addressing.

Source Index (SI) is a 16-bit register. SI is used for indexed, based indexed and register indirect addressing, as well as a source data addresses in string manipulation instructions.

Destination Index (DI) is a 16-bit register. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation instructions.

Conditional Flags

Conditional flags are as follows:

Carry Flag (CY): This flag indicates an overflow condition for unsigned integer arithmetic. It is also used in multiple-precision arithmetic.

Auxiliary Flag (AC): If an operation performed in ALU generates a carry/barrow from lower nibble (i.e. D0 - D3) to upper nibble (i.e. D4 - D7), the AC flag is set i.e. carry given by D3 bit to D4 is AC flag. This is not a general-purpose flag, it is used internally by the Processor to perform Binary to BCD conversion.

Parity Flag (PF): This flag is used to indicate the parity of result. If lower order 8-bits of the result contains even number of 1's, the Parity Flag is set and for odd number of 1's, the Parity flag is reset.

Zero Flag (ZF): It is set; if the result of arithmetic or logical operation is zero else it is reset.

Sign Flag (SF): In sign magnitude format the sign of number is indicated by MSB bit. If the result of operation is negative, sign flag is set.

Control Flags

Control flags are set or reset deliberately to control the operations of the execution unit.

Control flags are as follows:

Trap Flag (TF): It is used for single step control. It allows user to execute one instruction of a program at a time for debugging. When trap flag is set, program can be run in single step mode.

Interrupt Flag (IF): It is an interrupt enable/disable flag. If it is set, the maskable interrupt of 8086 is enabled and if it is reset, the interrupt is disabled. It can be set by executing instruction sit and can be cleared by executing CLI instruction.

Direction Flag (DF): It is used in string operation. If it is set, string bytes are accessed from higher memory address to lower memory address. When it is reset, the string bytes are accessed from lower memory address to higher memory address.

Flag Register in 8086 Microprocessor

Flag Register is a 16-bit register, but there are only 9 flags available in the 8086 microprocessor. The rest 7 bits are hence left idle.

				OF	DF	IF	TF	SF	ZF		AF		PF		CF
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

There are two categories of flag register:

- 1. Condition flags
- 2. Control flags

1) Condition flags

The conditional flags are set or reset after any arithmetic or logical operation is performed on an 8 bit or 16-bit number. This category consists of the following 6 flags:

- i. **Carry Flag (CF):** The carry flag will be set only if a carry is generated from the MSB of the result after doing any operation in 8086 Microprocessor.
- ii. **Parity Flag (PF):** Parity is related to the number of 1's contained in the binary data. There exist two types of parity:
 - **Even Parity:** When the number of 1's in the binary data are even.
 - **Odd Parity:** When the number of 1's in the binary data are odd.

For the flag, the PF is set if there exists an even parity in data after the execution of the instruction. Else the flag is reset.

- iii. **Auxiliary-Carry Flag (AF):** This flag is set if there is a generation of carrying from a nibble, i.e. 4 bits of data.
- iv. **Zero Flag (ZF):** If the result after performing the required operation (Arithmetic or Logical) on the instructions is zero, in that case, the zero flags are set to 1. Else, it remains reset.
- v. Sign Flag (SF): If the result after performing any arithmetic or logic operation in the given instruction is negative, then the sign flag is set to 1. Else, for a positive result, the sign flag remains reset.
- vi. **Overflow Flag (OF):** This Flag will be set if the register gets overflowed with data after any arithmetic or logic operation. This happens in cases when the carry is getting in in MSB, but there is no space in the register to store the carried out bit.

2) Control flags

The control flags are used to navigate the microprocessor for certain operations. There are 3 types of control flags:

- i. **Trap Flag (TF):** This flag is used of we need single-step debugging in our code. If the TF is set, then the execution will be done step by step. Otherwise, the free-running operation will be done.
- ii. **Interrupt Flag (IF):** This flag is used to enable the Interrupt. The microprocessor is capable of handling interrupts only if this flag is in the set mode. Otherwise, any interrupt raised while the execution of the instructions will not be handled by the microprocessor.
- iii. **Direction Flag (DF):** This flag is used for string operations. If this flag is set, the string will be read from higher-order bits to lower order bits and vice versa.

Microprocessor - 8086 Addressing Modes

The different ways in which a source operand is denoted in an instruction is known as **addressing modes**. There are 8 different addressing modes in 8086 programming –

Immediate addressing mode

The addressing mode in which the data operand is a part of the instruction itself is known as immediate addressing mode.

Example MOV CX, 4929 H, ADD AX, 2387 H, MOV AL, FFH

Register addressing mode

It means that the register is the source of an operand for an instruction.

Example MOV CX, AX ; copies the contents of the 16-bit AX register into ; the 16-bit CX register), ADD BX, AX

Direct addressing mode

The addressing mode in which the effective address of the memory location is written directly in the instruction.

Example MOV AX, [1592H], MOV AL, [0300H]

Register indirect addressing mode

This addressing mode allows data to be addressed at any memory location through an offset address held in any of the following registers: BP, BX, DI & SI.

Example

MOV AX, [BX] ; Suppose the register BX contains 4895H, then the contents ; 4895H are moved to AX ADD CX, {BX}

Based addressing mode

In this addressing mode, the offset address of the operand is given by the sum of contents of the BX/BP registers and 8-bit/16-bit displacement.

Example MOV DX, [BX+04], ADD CL, [BX+08]

Indexed addressing mode

In this addressing mode, the operands offset address is found by adding the contents of SI or DI register and 8-bit/16-bit displacements.

Example MOV BX, [SI+16], ADD AL, [DI+16]

Based-index addressing mode

In this addressing mode, the offset address of the operand is computed by summing the base register to the contents of an Index register.

Example ADD CX, [AX+SI], MOV AX, [AX+DI]

Based indexed with displacement mode

In this addressing mode, the operands offset is computed by adding the base register contents. An Index registers contents and 8 or 16-bit displacement.

Example MOV AX, [BX+DI+08], ADD CX, [BX+SI+16]

Microprocessor - 8086 Pin Configuration

8086 was the first 16-bit microprocessor available in 40-pin DIP (Dual Inline Package) chip. Let us now discuss in detail the pin configuration of a 8086 Microprocessor.

8086 Pin Diagram

Here is the pin diagram of 8086 microprocessor -



Let us now discuss the signals in detail -

Power supply and frequency signals

It uses 5V DC supply at V_{CC} pin 40, and uses ground at V_{SS} pin 1 and 20 for its operation.

Clock signal

Clock signal is provided through Pin-19. It provides timing to the processor for operations. Its frequency is different for different versions, i.e. 5MHz, 8MHz and 10MHz.

Address/data bus

AD0-AD15. These are 16 address/data bus. AD0-AD7 carries low order byte data and AD8AD15 carries higher order byte data. During the first clock cycle, it carries 16-bit address and after that it carries 16-bit data.

Address/status bus

A16-A19/S3-S6. These are the 4 address/status buses. During the first clock cycle, it carries 4bit address and later it carries status signals.

S7/BHE

BHE stands for Bus High Enable. It is available at pin 34 and used to indicate the transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.

Read(\$*overline*{*RD*}\$)

It is available at pin 32 and is used to read signal for Read operation.

Ready

It is available at pin 22. It is an acknowledgement signal from I/O devices that data is transferred. It is an active high signal. When it is high, it indicates that the device is ready to transfer data. When it is low, it indicates wait state.

RESET

It is available at pin 21 and is used to restart the execution. It causes the processor to immediately terminate its present activity. This signal is active high for the first 4 clock cycles to RESET the microprocessor.

INTR

It is available at pin 18. It is an interrupt request signal, which is sampled during the last clock cycle of each instruction to determine if the processor considered this as an interrupt or not.

NMI

It stands for non-maskable interrupt and is available at pin 17. It is an edge triggered input, which causes an interrupt request to the microprocessor.

\$\overline{TEST}\$

This signal is like wait state and is available at pin 23. When this signal is high, then the processor has to wait for IDLE state, else the execution continues.

MN/\$\overline{MX}\$

It stands for Minimum/Maximum and is available at pin 33. It indicates what mode the processor is to operate in; when it is high, it works in the minimum mode and vice-aversa.

INTA

It is an interrupt acknowledgement signal and id available at pin 24. When the microprocessor receives this signal, it acknowledges the interrupt.

ALE

It stands for address enable latch and is available at pin 25. A positive pulse is generated each time the processor begins any operation. This signal indicates the availability of a valid address on the address/data lines.

DEN

It stands for Data Enable and is available at pin 26. It is used to enable Transreceiver 8286. The transreceiver is a device used to separate data from the address/data bus.

DT/R

It stands for Data Transmit/Receive signal and is available at pin 27. It decides the direction of data flow through the transreceiver. When it is high, data is transmitted out and vice-a-versa.

M/IO

This signal is used to distinguish between memory and I/O operations. When it is high, it indicates I/O operation and when it is low indicates the memory operation. It is available at pin 28.

WR

It stands for write signal and is available at pin 29. It is used to write the data into the memory or the output device depending on the status of M/IO signal.

HLDA

It stands for Hold Acknowledgement signal and is available at pin 30. This signal acknowledges the HOLD signal.

HOLD

This signal indicates to the processor that external devices are requesting to access the address/data buses. It is available at pin 31.

QS₁ and QS₀

These are queue status signals and are available at pin 24 and 25. These signals provide the status of instruction queue. Their conditions are shown in the following table -

\mathbf{QS}_{0}	QS_1	Status
0	0	No operation
0	1	First byte of opcode from the queue

1	0	Empty the queue
1	1	Subsequent byte from the queue

S_0, S_1, S_2

These are the status signals that provide the status of operation, which is used by the Bus Controller 8288 to generate memory & I/O control signals. These are available at pin 26, 27, and 28. Following is the table showing their status –

S_2	\mathbf{S}_1	S ₀	Status
0	0	0	Interrupt acknowledgement
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Passive

LOCK

When this signal is active, it indicates to the other processors not to ask the CPU to leave the system bus. It is activated using the LOCK prefix on any instruction and is available at pin 29.

RQ/GT₁ and RQ/GT₀

These are the Request/Grant signals used by the other processors requesting the CPU to release the system bus. When the signal is received by CPU, then it sends acknowledgment. RQ/GT_0 has a higher priority than RQ/GT_1 .

Microprocessor - 8086 Interrupts

Interrupt is the method of creating a temporary halt during program execution and allows peripheral devices to access the microprocessor. The microprocessor responds to that interrupt with an **ISR** (Interrupt Service Routine), which is a short program to instruct the microprocessor on how to handle the interrupt.

The following image shows the types of interrupts we have in a 8086 microprocessor -



Hardware Interrupts

Hardware interrupt is caused by any peripheral device by sending a signal through a specified pin to the microprocessor.

The 8086 has two hardware interrupt pins, i.e. NMI and INTR. NMI is a non-maskable interrupt and INTR is a maskable interrupt having lower priority. One more interrupt pin associated is INTA called interrupt acknowledge.

NMI

It is a single non-maskable interrupt pin (NMI) having higher priority than the maskable interrupt request pin (INTR) and it is of type 2 interrupt.

When this interrupt is activated, these actions take place -

- Completes the current instruction that is in progress.
- Pushes the Flag register values on to the stack.

- Pushes the CS (code segment) value and IP (instruction pointer) value of the return address on to the stack.
- IP is loaded from the contents of the word location 00008H.
- CS is loaded from the contents of the next word location 0000AH.
- Interrupt flag and trap flag are reset to 0.

INTR

The INTR is a maskable interrupt because the microprocessor will be interrupted only if interrupts are enabled using set interrupt flag instruction. It should not be enabled using clear interrupt Flag instruction.

The INTR interrupt is activated by an I/O port. If the interrupt is enabled and NMI is disabled, then the microprocessor first completes the current execution and sends '0' on INTA pin twice. The first '0' means INTA informs the external device to get ready and during the second '0' the microprocessor receives the 8 bit, say X, from the programmable interrupt controller.

These actions are taken by the microprocessor -

- First completes the current instruction.
- Activates INTA output and receives the interrupt type, say X.
- Flag register value, CS value of the return address and IP value of the return address are pushed on to the stack.
- IP value is loaded from the contents of word location $X \times 4$
- CS is loaded from the contents of the next word location.
- Interrupt flag and trap flag is reset to 0

Software Interrupts

Some instructions are inserted at the desired position into the program to create interrupts. These interrupt instructions can be used to test the working of various interrupt handlers. It includes -

INT- Interrupt instruction with type number

It is 2-byte instruction. First byte provides the op-code and the second byte provides the interrupt type number. There are 256 interrupt types under this group.

Its execution includes the following steps -

- Flag register value is pushed on to the stack.
- CS value of the return address and IP value of the return address are pushed on to the stack.
- IP is loaded from the contents of the word location 'type number' $\times 4$
- CS is loaded from the contents of the next word location.

• Interrupt Flag and Trap Flag are reset to 0

The starting address for type0 interrupt is 000000H, for type1 interrupt is 00004H similarly for type2 is 00008H andso on. The first five pointers are dedicated interrupt pointers. i.e. –

- **TYPE 0** interrupt represents division by zero situation.
- **TYPE 1** interrupt represents single-step execution during the debugging of a program.
- **TYPE 2** interrupt represents non-maskable NMI interrupt.
- **TYPE 3** interrupt represents break-point interrupt.
- **TYPE 4** interrupt represents overflow interrupt.

The interrupts from Type 5 to Type 31 are reserved for other advanced microprocessors, and interrupts from 32 to Type 255 are available for hardware and software interrupts.

INT 3-Break Point Interrupt Instruction

It is a 1-byte instruction having op-code is CCH. These instructions are inserted into the program so that when the processor reaches there, then it stops the normal execution of program and follows the break-point procedure.

Its execution includes the following steps -

- Flag register value is pushed on to the stack.
- CS value of the return address and IP value of the return address are pushed on to the stack.
- IP is loaded from the contents of the word location $3 \times 4 = 0000$ CH
- CS is loaded from the contents of the next word location.
- Interrupt Flag and Trap Flag are reset to 0

INTO - Interrupt on overflow instruction

It is a 1-byte instruction and their mnemonic **INTO**. The op-code for this instruction is CEH. As the name suggests it is a conditional interrupt instruction, i.e. it is active only when the overflow flag is set to 1 and branches to the interrupt handler whose interrupt type number is 4. If the overflow flag is reset then, the execution continues to the next instruction.

Its execution includes the following steps -

- Flag register values are pushed on to the stack.
- CS value of the return address and IP value of the return address are pushed on to the stack.
- IP is loaded from the contents of word location $4 \times 4 = 00010$ H
- CS is loaded from the contents of the next word location.
- Interrupt flag and Trap flag are reset to 0

MINIMUM MODE OPERATIONS OF 8086:

- 8086 works in Minimum Mode, when MN/ MX = 1.
- Minimum Mode, 8086 is the only processor in the system. The Minimum Mode circuit of 8086 is as shown below:
- Clock is provided by the 8284 clock generator, it provides CLK, RESET and READY input to 8086.
- Address from the address bus is latched into 8282 8-bit latch. Three such latches are needed, as address bus is 20-bit. The ALE of 8086 is connected to STB of the latch. The ALE for this latch is given by 8086 itself.
- The data bus is driven through 8286 8-bit trans-receiver. Two such trans-receivers are needed, as the data bus is 16-bit. The trans-receivers are enabled through the DEN signal, while the direction of data is controlled by the DT/ ⁻R signal. ⁻DEN is connected to ⁻OE and DT/ ⁻R is connected to T. Both ⁻DEN and DT/ ⁻R are given by 8086 itself.

DEN	DT/R	Action
1	Х	Transreceiver is disabled
0	0	Receive data
0	1	Transmit data

- Control signals for all operations are generated by decoding $M/\space{-}IO$, $\space{-}RD$ and $\space{-}WR$ signals.

M/10	RD	WR	Action	
1	0	1	Memory Read	
1	1	0	Memory Write	
0	0	1	I/O Read	
0	1	0	I/O Write	

- M/⁻IO, ⁻RD and ⁻WR are decoded by a 3:8 decoder like IC 74138. Bus Request (DMA) is done using the HOLD and HLDA signals.
- ⁻INTA is given by 8086, in response to an interrupt on INTR line.



MAXIMUM MODE OPERATION OF 8086:

<u>8086 microprocessor</u> characteristics:

- It contains 20 bit address bus.
- It contains 16-bit data bus, therefore 8086 is called as **16-bit microprocessor.**
- It is 2-stage pipelined processor. It can prefetch 6 bytes from memory and store into queue to increase the speed of the execution.
- It's control bus carries signals for executing operations such as read, write etc.
- It has Memory Banks. 2 banks of 512KB each. These banks are called as lower Bank (even) and higher Bank (odd).
- In 8086 the entire memory is divided into four memory segments which are code ,stack, data and extra segment.
- 8086 has 16 bit IO address.
- It has 256 interrupts.

8086 has two operating Modes:

- 1. Minimum mode
- 2. Maximum mode

Minimum mode:

- In this 8086 is the only processor in the system . In a minimum mode 8086 system.
- 8086 is operated in minimum mode when MN/MX' pin to logic 1.
- In this mode, all the control signals are given out by the 8086 itself.

Maximum mode:

- In this we can connect more processors to 8086 (8087/8089).
- 8086 max mode is basically for implementation of allocation of global resources and passing bus control to other coprocessor(i.e. second processor in the system), because two processors can not access system bus at same instant.
- All processors execute their own program.
- The resources which are common to all processors are known as global resources.
- The resources which are allocated to a particular processor are known as local or private resources.



Maximum mode circuit

Circuit explanation:

- When MN/ MX' = 0, 8086 works in max mode.
- Clock is provided by **8284 clock generator.**
- **8288 bus controller** Address form the address bus is latched into 8282 8-bit latch. Three such latches are required because **address bus is 20 bit**. The ALE(Address latch enable) is connected to STB(Strobe) of the latch. **The ALE for latch is given by 8288 bus controller**.
- The data bus is operated through 8286 8-bit transceiver. Two such transceivers are required, because **data bus is 16-bit**. The transceivers are enabled the DEN signal, while the direction of data is controlled by the DT/R signal. DEN is connected to **OE'** and **DT/R'** is connected to **T**. **Both DEN and DT/R' are given by 8288 bus controller.**

DEN (Of 8288)	DT/R'	Action
0	х	Transreceiver is disabled
1	0	Receive data
1	1	Transmit data

• Control signals for all operations are generated by decoding S'₂, S'₁ and S'₀ using 8288 bus controller.

s'2	s' ₁	s' ₀	the µP wants to do)	8288 Active Output (Control signal shou generate)
0	0	0	Interrupt Acknowledge	INTA'
0	0	1	Read I/O Port	IORC'
0	1	0	Write I/O Port	IOWC' and Al
0	1	1	Halt	None
1	0	0	Instruction Fetch	MRDC'
1	0	1	Memory Read	MRDC'
1	1	0	Memory Write	MWTC' and A
1	1	1	Inactive	None

- Bus request is done using RQ' / GT' lines interfaced with 8086. RQ_0/GT_0 has more priority than RQ_1/GT_1 .
- INTA' is given by 8288, in response to an interrupt on INTR line of 8086.
- In max mode, the advanced write signals get enabled one T-state in advance as compared to normal write signals. This gives slower devices more time to get ready to accept the data, therefore it reduces the number of cycles.

APPLICATIONS OF MICROPROCESSOR:

- The microprocessor is used in personal computers (PCs).
- The microprocessor is used in LASER printers for good speed and making automatic photo copies.
- The microprocessors are used in modems, telephone, digital telephone sets, and also in air reservation systems and railway reservation systems.
- The microprocessor is used in medical instrument to measure temperature and blood pressure.
- It is also used in mobile phones and television.
- It is used in calculators and game machine.
- It is used in accounting system and data acquisition system.
- It is used in military applications.
- It is also used in traffic light control.

UNIT V microprocessors-ii

ADDRESSING MODES OF 8086:

Addressing modes indicates way of locating data or operands. Depending upon the data types used in the instruction and the memory addressing modes, any instruction may belong to one or more addressing modes. Thus the addressing modes describe the types of operands and the way they are accessed for executing an instruction.

According to the flow of instruction execution, the instruction may be categorized as:

Sequential Control flow instructions Control Transfer instructions

- Sequential Control flow instructions: In this type of instruction after execution control can be transferred to the next immediately appearing instruction in the program.
- The addressing modes for sequential control transfer instructions are as follows:
- **Immediate addressing mode:** In this mode, immediate is a part of instruction and appears in the form of successive byte or bytes.

Example: MOV CX, 0007H; Here 0007 is the immediate data



• **Direct Addressing mode:** In this mode, the instruction operand specifies the memory address where data is located.

Example: MOV AX, [5000H]; Data is available in 5000H memory location



Effective Address (EA) is computed using 5000H as offset

address and content of DS as segment address.

EA=10H * DS + 5000H

- **Register Addressing mode:** In this mode, the data is stored in a register and it is referred using particular register. All the registers except IP may be used in this mode. Example: MOV AX, BX;
- Register Indirect addressing mode: In this mode, instruction specifies a register containing an address, where data is located. This addressing mode works with SI, DI, BX and BP registers. Example: MOV AX, [BX];
 EA=10H * DS + [BX]

• **Indexed Addressing mode:** 8-bit or 16-bit instruction operand is added to the contents of an index register (SI or DI), the resulting value is a pointer to location where data resides. DS and ES are default segments for index registers SI and DI. DS=0800H, SI=2000H, MOV DL, [SI]



EA=10H * DS + [SI]

EA=10H * DS + 50H + [BX]

• **Register Relative Addressing mode:** In this mode, the data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI, DI in the default segments.

Example: MOV AX, 50H [BX];



• **Based Indexed Addressing mode:** In this mode, the contents of a base register (BX or BP) is added to the contents of an index register (SI or DI), the resulting value is a pointer to location where data resides.

Example: MOV AX, [BX] [SI];

EA=10H * DS + [BX] + [SI]



Relative Based Indexed Addressing mode: In this mode, 8-bit or 16-bit instruction operand is added to the contents of a base register (BX or BP) and index register (SI or DI), the resulting value is a pointer to location where data resides.
 Example: MOV AX, 50H [BX] [SI];
 EA=10H * DS + 50H + [BX] + [SI]



• **Control Transfer Instructions:** In control transfer instruction, the control can be transferred to some predefined address or the address somehow specified in the instruction after their execution.

For the control transfer instructions, the addressing modes depend upon whether the destination location is within the segment or different segments. It also depends upon the method of passing the destination address to the processor. Depending on this control transfer instructions are categorized as follows:

- **Intra segment Direct mode:** In this mode, the address to which control is to be transferred lies in the same segment in which control transfer instruction lies and appears directly in the instruction as an immediate displacement value.
- **Intra segment Indirect mode:** In this mode, the address to which control is to be transferred lies in the same segment in which control transfer instruction lies but it is passed to the instruction indirectly.
- **Inter segment Direct mode:** In this mode, the address to which control is to be transferred lies in a different segment in which control transfer instruction lies and appears directly in the instruction as an immediate displacement value.
- **Inter segment Indirect mode:** In this mode, the address to which control is to be transferred lies in a different segment in which control transfer instruction lies but it is passed to the instruction indirectly.

Memory Segmentation for 8086:

8086, via its 20-bit address bus, can address 220 = 1,048,576 or 1 MB of different memory locations. Thus the memory space of 8086 can be thought of as consisting of 1,048,576 bytes or 524,288 words. The memory map of 8086 is shown in Figure where the whole memory space starting from 00000 H to FFFFF H is divided into 16 blocks—each one consisting of 64KB.

1 MB memory of 8086 is partitioned into 16 segments—each segment is of 64 KB length. Out of these 16 segments, only 4 segments can be active at any given instant of time— these are code segment, stack segment, data segment and extra segment. The four memory segments that the CPU works with at any time are called currently active segments. Corresponding to these four segments, the registers used are Code Segment Register (CS), Data Segment Register (DS), Stack Segment Register (SS) and Extra Segment Register (ES) respectively. Each of these four registers is 16-bits wide and user accessible—i.e., their contents can be changed by software.

The code segment contains the instruction codes of a program, while data, variables and constants are held in data segment. The stack segment is used to store interrupt and subroutine return addresses. The extra segment contains the destination of data for certain string instructions. Thus 64 KB are available for program storage (in CS) as well as for stack (in SS) while128 KB of space can be utilized for data storage (in DS and ES). One restriction on the base address (starting address) of a segment is that it must reside on a 16-byte address memory—examples being 00000 H, 00010 H or 00020 H, etc.



Memory segmentation, as implemented for 8086, gives rise to the following advantages:

• Although the address bus is 20-bits in width, memory segmentation allows one to work with registers having width 16-bits only.

- It allows instruction code, data, stack and portion of program to be more than 64 KB long by using more than one code, data, extra segment and stack segment.
- In a time-shared multitasking environment when the program moves over from one user's program to another, the CPU will simply have to reload the four segment registers with the segment starting addresses assigned to the current user's program.
- User's program (code) and data can be stored separately.
- Because the logical address range is from 0000 H to FFFF H, the same can be loaded at any place in the memory.

Instruction Set of 8086:

There are 117 basic instructions in the instruction set of 8086. The instruction set of 8086 can be divided into the following number of groups, namely:

- 1. Data copy / Transfer instructions
- 3. Branch instructions

- 2. Arithmetic and Logical instructions
- 4. Loop instructions
- Machine control instructions
 Shift and Rotate instructions
- 6. Flag Manipulation instructions8. String instructions

Data copy / Transfer instructions: The data movement instructions copy values from one location to another. These instructions include MOV, XCHG, LDS, LEA, LES, PUSH, PUSHF, PUSHFD, POP, POPF, LAHF, AND SAHF.

MOV The MOV instruction copies a word or a byte of data from source to a destination. The destination can be a register or a memory location. The source can be a register, or memory location or immediate data. MOV instruction does not affect any flags. The mov instruction takes several different forms:

Mov reg, reg1; mov mem, reg; mov reg, mem; mov mem, immediate data; mov reg, immediate data;

mov ax/al, mem; mov mem, ax/al; mov segreg, mem16; mov segreg, reg16; mov mem16, segreg; mov reg16, segreg

The MOV instruction cannot:

- 1. Set the value of the CS and IP registers.
- 2. Copy value of one segment register to another segment register (should copy to general register first). MOV CS, DS (Invalid)
- 3. Copy immediate value to segment register (should copy to general register first). MOV CS, 2000H (Invalid)

Example:ORG 100hMOV AX, 0B800h;Set AX = B800hMOV DS, AX;copy value of AX to DS.MOV CL, 'A';CL = 41h (ASCII code).

The XCHG Instruction: Exchange This instruction exchanges the contents of the specified source and destination operands, which may be registers or one of them, may be a memory location. However, exchange of data contents of two memory locations is not permitted.

Example: MOV AL, 5; AL = 5 MOV BL, 2; BL = 2 XCHG AL, BL; AL = 2, BL = 5

PUSH: Push to stack; this instruction pushes the contents of the specified register/memory location on to the stack. The stack pointer is decremented by 2, after each execution of the instruction. The actual current stack-top is always occupied by the previously pushed data. Hence, the push operation decrements SP by two and then stores the two byte contents of the operand onto the stack. The higher byte is pushed first and then the lower byte. Thus out of the two decremented stack addresses the higher byte occupies the higher address and the lower byte occupies the lower address.

- 1. PUSH AX
- 2. PUSH DS
- 3. PUSH [500OH] ; Content of location 5000H and 5001 H in DS are pushed onto the stack.



The effect of PUSH AX instruction

POP: Pop from Stack this instruction when executed loads the specified register/memory location with the contents of the memory location of which the address is formed using the current stack segment and stack pointer as usual. The stack pointer is incremented by 2. The POP instruction serves exactly opposite to the PUSH instruction.

- 1. POP BX
- 2. POP DS
- 3. POP [5000H]



The effect of POP BX instruction

PUSHF: Push Flags to Stack The push flag instruction pushes the flag register on to the stack; first the upper byte and then the lower byte will be pushed on to the stack. The SP is decremented by 2, for each push operation. The general operation of this instruction is similar to the PUSH operation.

POPF: Pop Flags from Stack The pop flags instruction loads the flag register completely (both bytes) from the word contents of the memory location currently addressed by SP and SS. The SP is incremented by 2for each pop operation.

LAHF: Load AH from Lower Byte of Flag This instruction loads the AH register with the lower byte of the flag register. This instruction may be used to observe the status of all the condition code flags (except overflow) at a time.

SAHF: Store AH to Lower Byte of Flag Register This instruction sets or resets the condition code flags (except overflow) in the lower byte of the flag register depending upon the corresponding bit positions in AH. If a bit in AH is 1, the flag corresponding to the bit position is set, else it is reset.

LEA: Load Effective Address The load effective address instruction loads the offset of an operand in the specified register. This instruction is similar to MOV, MOV is faster than LEA.

LEA cx, [bx+si]; CX (BX+SI) mod 64K **If bx=2f00 H; si=10d0H cx = 3fd0H**

The LDS AND LES instructions:

• LDS and LES load a 16-bit register with offset address retrieved from a memory location then load either DS or ES with a segment address retrieved from memory.

This instruction transfers the 32-bit number, addressed by DI in the data segment, into the BX and DS registers.

• LDS and LES instructions obtain a new far address from memory.

- Offset address appears first, followed by the segment address

• This format is used for storing all 32-bit memory addresses.

• A far address can be stored in memory by the assembler.

LDS BX, DWORD PTR[SI] BL [SI]; BH [SI+1] DS [SI+3: SI+2]; in the data segment LES BX, DWORD PTR[SI] BL [SI]; BH [SI+1] ES [SI+3: SI+2]; in the extra segment



The effect of LDS BX,[DI] Instruction

I/O Instructions: The 80x86 supports two I/O instructions: in and out15. They take the forms: In ax, port

in ax, port in ax, dx out port, ax out dx, ax port is a value between 0 and 255.

The in instruction reads the data at the specified I/O port and copies it into the accumulator. The out instruction writes the value in the accumulator to the specified I/O port.

Arithmetic instructions: These instructions usually perform the arithmetic operations, like addition, subtraction, multiplication and division along with the respective ASCII and decimal adjust instructions. The increment and decrement operations also belong to this type of instructions.

The ADD and ADC instructions: The add instruction adds the contents of the source operand to the destination operand. For example, add ax, bx adds bx to ax leaving the sum in the ax register. Add computes dest: = dest + source while adc computes dest: = dest + source + C where C represents the value in the carry flag. Therefore, if the carry flag is clear before execution, adc behaves exactly like the add instruction.



Example:

CF	=1
BX=25	AX=98
DX=78	CX=94
DV OF	
ва=9Е	AX = 2C

Both instructions affect the flags identically. They set the flags as follows:

• The overflow flag denotes a signed arithmetic overflow.

• The carry flag denotes an unsigned arithmetic overflow.

• The sign flag denotes a negative result (i.e., the H.O. bit of the result is one).

• The zero flag is set if the result of the addition is zero.

• The auxiliary carry flag contains one if a BCD overflow out of the L.O. nibble occurs.

• The parity flag is set or cleared depending on the parity of the L.O. eight bits of the result. If there is even number of one bits in the result, the ADD instructions will set the parity flag to one (to denote even parity). If there is an odd number of one bits in the result, the ADD instructions clear the parity flag (to denote odd parity).

The INC instruction: The increment instruction adds one to its operand. Except for carry flag, inc sets the flags the same way as Add ax, 1 same as inc ax. The inc operand may be an eight bit, sixteen bit. The inc instruction is more compact and often faster than the comparable add reg, 1 or add mem, 1 instruction.

The AAA and DAA Instructions

The aaa (ASCII adjust after addition) and daa (decimal adjust for addition) instructions support BCD arithmetic. BCD values are decimal integer coded in binary form with one decimal digit (0...9) per nibble. ASCII (numeric) values contain a single decimal digit per byte, the H.O. nibble of the byte should contain zero (3039).

The aaa and daa instructions modify the result of a binary addition to correct it for ASCII or decimal arithmetic. For example, to add two BCD values, you would add the mas though they were binary numbers and then execute the daa instruction afterwards to correct the results.

Note: These two instructions assume that the add operands were proper decimal or ASCII values. If you add binary (non-decimal or non-ASCII) values together and try to adjust them with these instructions, you will not produce correct results.

Aaa (which you generally execute after an add, adc, or xadd instruction) checks the value in al for BCD overflow. It works according to the following basic algorithm:

if ((al and $0Fh$) > 9 or (AuxC =1)) then	add al= $08 + 06$; al= $0E > 9$
al := al + 6	al=0E + 06=04
else	
ax := ax + 6	
end if	
ah := ah + 1	ah=00+01=01
AuxC := 1 ;Set auxilliary carry	
Carry := 1 ; and carry flags.	
Else	al=04+03=08, now al<9, so only clear
AuxC := 0 ;Clear auxilliary carry	ah=0
Carry $:= 0$; and carry flags.	
endif	
al := al and OFh	

The aaa instruction is mainly useful for adding strings of digits where there is exactly one decimal digit per byte in a string of numbers.

The **daa instruction** functions like aaa except it handles packed BCD values rather than the one digit per byte unpacked values aaa handles. As for aaa, daa's main purpose is to add strings of BCD digits (with two digits per byte). The algorithm for daa is

```
if ((AL and 0Fh) > 9 \text{ or } (AuxC = 1)) then
                                                        al=24+77=9B, as B>9 add 6 to al
al := al + 6
                                                        al=9B+06=A1, as higher nibble A>9, add 60
AuxC: = 1 ; Set Auxilliary carry.
                                                        to al, al=A1+60=101
End if
                                                        Note: if higher or lower nibble of AL <9 then
if ((al > 9Fh) \text{ or } (Carry = 1)) then
                                                        no need to add 6 to AL
al := al + 60h
Carry: = 1; Set carry flag.
End if
EXAMPLE:
Assume AL = 0 0 1 1 0 1 0 1, ASCII 5
BL = 0 0 1 1 1 0 0 1, ASCII 9
ADD AL, BL Result: AL = 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 = 6EH, which is incorrect BCD
AAA Now AL = 00000100, unpacked BCD 4.
CF = 1 indicates answer is 14 decimal
NOTE: OR AL with 30H to get 34H, the ASCII code for 4. The AAA instruction works only on the AL
register. The AAA instruction updates AF and CF, but OF, PF, SF, and ZF are left undefined.
EXAMPLES:
AL = 0101 1001 = 59 BCD; BL = 0011 0101 = 35 BCD
ADD AL, BL AL = 1000 1110 = 8EH
DAA Add 01 10 because 1110 > 9 AL = 1001 0100 = 94 BCD
AL = 1000 1000 = 88 BCD BL = 0100 1001 = 49 BCD
ADD AL, BL AL = 1101 0001, AF=1
DAA Add 0110 because AF =1, AL = 11101 0111 = D7H
1101 > 9 so add 0110\ 0000
```

AL = 0011 0111= 37 BCD, CF =1

The DAA instruction updates AF, CF, PF, and ZF. OF is undefined after a DAA instruction.

The SUBTRACTION instructions: SUB, SBB, DEC, AAS, and DAS

The sub instruction computes the value dest: =dest - src. The sbb instruction computes dest: =dest - src - C.

The sub, sbb, and dec instructions affect the flags as follows:

• They set the zero flag if the result is zero. This occurs only if the operands are equal for sub and sbb. The dec instruction sets the zero flag only when it decrements the value one.

• These instructions set the sign flag if the result is negative.

• These instructions set the overflow flag if signed overflow/under flow occurs.

• They set the auxiliary carry flag as necessary for BCD/ASCII arithmetic.

• They set the parity flag according to the number of one bits appearing in the result value.

• The sub and sbb instructions set the carry flag if an unsigned overflow occurs. Note that the dec instruction does not affect the carry flag.

The aas instruction, like its aaa counterpart, lets you operate on strings of ASCII numbers with one decimal digit (in the range 0...9) per byte. This instruction uses the following algorithm:

```
if ( (al and 0Fh) > 9 or AuxC = 1) then
al := al - 6
ah := ah - 1
AuxC: = 1; Set auxilliary carry
Carry: = 1; and carry flags.
else
AuxC: = 0; Clear Auxilliary carry
Carry: = 0; and carry flags.
End if
al := al and 0Fh
The das instruction handles the same operation for BCD values, it uses the following
Algorithm:
if ( (al and 0Fh) > 9 or (AuxC = 1)) then
al := al -6
AuxC = 1
End if
if (al > 9Fh \text{ or } Carry = 1) then
al := al - 60h
Carry: = 1; Set the Carry flag.
End if
EXAMPLE:
ASCII 9-ASCII 5 (9-5)
AL = 00111001 = 39H = ASCII 9
BL = 001 10101 = 35H = ASCII 5
SUB AL. BL Result: AL = 00000100 = BCD 04 and CF = 0
AAS Result: AL = 00000100 = BCD 04 and CF = 0
no borrow required
ASCII 5-ASCII 9 (5-9)
```

Assume AL = 00110101 = 35H ASCII 5

and BL = 0011 1001 = 39H = ASCII 9

SUB AL, BL Result: AL = 11111100 = -4 in 2s complement and CF =1

AAS Result: AL = 00000100 = BCD 04 and CF = 1, borrow needed

EXAMPLES:

AL 1000 0110 86 BCD ; BH 0101 0111 57 BCD

SUB AL,BH AL 0010 1111 2FH, CF = 0

DAS Lower nibble of result is 1111, so DAS automatically

Subtracts 0000 0110 to give AL = 00101001 29 BCD

AL 0100 1001 49 BCD BH 0111 0010 72 BCD

SUB AL, BH AL 1101 0111 D7H, CF = 1

DAS Subtracts 0110 0000 (- 60H) because 1101 in upper nibble > 9

AL = 01110111= 77 BCD, CF=1 CF =1 means borrow was needed

The CMP Instruction: The cmp (compare) instruction is identical to the sub instruction with one crucial difference– it does not store the difference back into the destination operand. The syntax for the cmp instruction is very similar to sub; the generic form is **cmpdest**, **src**

Consider the following cmp instruction: cmp ax, bx

This instruction performs the computation ax-bx and sets the flags depending up on the result of the computation. The flags are set as follows:

Z: The zero flag is set if and only if ax = bx. This is the only time ax-bx produces a zero result. Hence, you can use the zero flag to test for equality or inequality.

S: The sign flag is set to one if the result is negative.

O: The overflow flag is set after a cmp operation if the difference of ax and bx produced an overflows or underflow.

C: The carry flag is set after a cmp operation if subtracting bx from ax requires a borrow. This occurs only when ax is less than bx where ax and bx are both unsigned values.

The Multiplication Instructions: MUL, IMUL, and AAM: This instruction multiplies an unsigned byte or word by the contents of AL. The unsigned byte or word may be in any one of the general-purpose registers or memory locations. The most significant word of the result is stored in DX, while the least significant word of the result is stored in AX.

The mul instruction, with an **eight bit operand**, multiplies the al register by the operand and **stores the 16 bit result in ax.** So

mul operand	(Unsigned)	MUL BL	i.e. AL * BL; Al=25 * BL=04; AX=00 (AH) 64 (AL)
imul operand	(Signed)	IMUL BL	i.e. AL * BL; AL=09 * BL=-2; AL * 2's comp(BL)
			AL=09 * BL (0EH) = 7E; 2's comp (7e) = -82

The aam (ASCII Adjust after Multiplication) instruction, adjust an unpacked decimal value after multiplication. This instruction operates directly on the ax register. It assumes that you've multiplied two eight bit values in the range 0..9 together and the result is sitting in ax (actually, the result will be sitting in al since 9*9 is 81,the largest possible value; ah must contain zero). This instruction divides ax by 10 and leaves the quotient in ah and the remainder in al: mul bl; al=9, bl=9 al*bl=9*9=51H; AX=00(AH) 51(AL); AAM ; first hexadecimal value is converted to decimal value i.e. 51 to 81; al=81D; second convert packed BCD to unpacked BCD, divide AL content by 10 i.e. 81/10 then AL=01, AH =08; AX = 0801

EXAMPLE:

AL 00000101 unpacked BCD 5

BH 00001001 unpacked BCD 9

MUL BH AL x BH; result in AX

 $AX = 00000000 \ 00101101 = 002DH$

AAM AX = 00000100 00000101 = 0405H, which is unpacked BCD for 45.

If ASCII codes for the result are desired, use next instruction OR AX, 3030H Put 3 in upper nibble of each byte.

AX = 0011 0100 0011 0101 = 3435H, which is ASCII code for 45

The Division Instructions: DIV, IDIV, and AAD

The 80x86 divide instructions perform a 64/32 division (80386 and later only), a 32/16division or a 16/8 division. These instructions take the form:

Div reg For unsigned division

Div mem

Idiv reg For signed division

Idiv mem

The div instruction computes an unsigned division. If the operand is an eight bit operand, div divides the ax register by the operand leaving the quotient in al and the remainder (modulo) in ah. If the operand is a 16 bit quantity, then the div instruction divides the 32 bit quantity in dx:ax by the operand leaving the quotient in ax and the remainder in .

Note: If an overflow occurs (or you attempt a division by zero) then the80x86 executes an INT 0 (interrupt zero).

The aad (ASCII Adjust before Division) instruction is another unpacked decimal operation. It splits apart unpacked binary coded decimal values before an ASCII division operation. The aad instruction is useful forother operations. The algorithm that describes this instruction is

al := ah*10 + al

AX=0905H; BL=06; AAD; AX=AH*10+AL=09*10+05=95D; convert decimal to hexadecimal; 95D=5FH; al=5f; DIV BL; AL/BL=5F/06; AX=05(AH) 0F (AL)

ah := 0

EXAMPLE:

AX = 0607H unpacked BCD for 67 decimal CH = 09H, now adjust to binary

AAD Result: AX = 0043 = 43H = 67 decimal

DIV CH Divide AX by unpacked BCD in CH

Quotient: AL = 07 unpacked BCD Remainder:

AH = 04 unpacked BCD Flags undefined after DIV

NOTE: If an attempt is made to divide by 0, the 8086 will do a type 0 interrupt.

CBW-Convert Signed Byte to Signed Word: This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said to be the sign extension of AL. The CBW operation must be done beforea signed byte in AL can be divided by another signed byte with the IDIV instruction. CBW affects no flags. *EXAMPLE:*

AX = 00000000 10011011 155 decimal

CBW Convert signed byte in AL to signed word in AX

Result: AX = 11111111 10011011 155 decimal

CWD-Convert Signed Word to Signed Double word: CWD copies the sign bit of a word in AX to all the bits of the DX register. In other words it extends the sign of AX into all of DX. The CWD operation must be done before a signed word in AX can be divided by another signed word with the IDIV instruction. CWD affects no flags.

EXAMPLE:

DX = 0000000 0000000 AX = 11110000 11000111 3897 decimal CWD Convert signed word in AX to signed doubleword in DX:AX Result DX = 11111111 1111111 AX = 11110000 11000111 3897 decimal

Itiplication UL or IMUL)	Muitip	olicant Oper (Mult	rand Itiplier)	Result
te * Byte	AL	Regis	ister or hory	AX
ord * Word	AX	Regis mem	ister or hory	DX AX
vord * Dword	EAX	Regis Mem	ister or lory	EDX :EAX
vision E V or IDIV)	lividend	Operand (Divisor)	Qu	otient : Remainder
ord / Byte A	x	Register or memo	ory AL	AH
vord / Word D	XAX	Register or memo	ory AX	DX
and / Dward E	DX FAX	Register or Memo	orv EA	X EDX

Logical, Shift, Rotate and Bit Instructions: The 80x86 family provides five logical instructions, four rotate instructions, and three shift instructions. The logical instructions are and, or, xor, test, and not; the rotates are ror,rol, rcr, and rcl; the shift instructions are shl/sal, shr, and sar.

The Logical Instructions: AND, OR, XOR, and NOT:The 80x86 logical instructions operate on a bitby-bit basis. Except not, these instructions affect the flags as follows:

- They clear the carry flag.
- They clear the overflow flag.
- They set the zero flag if the result is zero, they clear it otherwise.
- They copy the H.O. bit of the result into the sign flag.
- They set the parity flag according to the parity (number of one bits) in the result.
- They scramble the auxiliary carry flag.

The not instruction does not affect any flags.

The **AND** instruction sets the zero flag if the two operands do not have any ones in corresponding bit positions. **AND AX, BX**

The OR instruction will only set the zero flag if both operands contain zero. OR AX, BX

The **XOR** instruction will set the zero flag only if both operands are equal. Notice that the xor operation will produce a zero result if and only if the two operands are equal. Many programmers commonly use this fact to clear a sixteen bit register to zero since an instruction of the form xor reg16, reg16; XOR AX, AX is shorter than the comparable mov reg, 0 instruction.

You can use the and instruction to set selected bits to zero in the destination operand. This is known as *masking out* data; Likewise, you can use the or instruction to force certain bits to one in the destination operand;
The Shift Instructions: SHL/SAL, SHR, SAR: The 80x86 supports three different shift instructions (shl and sal are the same instruction): shl (shift left), sal (shift arithmetic left), shr (shift right), and sar (shift arithmetic right). The general format for a shift instruction is

Shl dest, count sal dest, count shr dest, count sar dest, count

SHL/SAL: These instructions move each bit in the destination operand one bit position to the left the number of times specified by the count operand. Zeros fill vacated positions at the L.O. bit; the H.O. bit shifts into the carry flag.

The shl/sal instruction sets the condition code bits as follows:

• If the shift count is zero, the shl instruction doesn't affect any flags.

• The carry flag contains the last bit shifted out of the H.O. bit of the operand.

• The overflow flag will contain one if the two H.O. bits were different prior to a single bit shift. The overflow flag is undefined if the shift count is not one.

• The zero flag will be one if the shift produces a zero result.

• The sign flag will contain the H.O. bit of the result.

• The parity flag will contain one if there are an even number of one bits in the L.O. byte of the result.

• The A flag is always undefined after the shl/sal instruction.

The shift left instruction is especially useful for packing data. For example, suppose you have two nibbles in al and ah that you want to combine. You could use the following code to do this: shl ah, 4 ;

or al, ah ; Merge in H.O. four bits.

Of course, all must contain a value in the range 0..F for this code to work properly (the shift left operation automatically clears the L.O. four bits of all before the or instruction).



SHL OPERATION

H.O. four bits of all are not zero before this operation, you can easily clear them with an and instruction: shl ah, 4 ;Move L.O. bits to H.O. position.

and al, 0Fh ;Clear H.O. four bits.

or al, ah ;Merge the bits.

Since shifting an integer value to the left one position is equivalent to multiplying that value by two, you can also use the **shift left instruction for multiplication by powers of two**:

shl ax, 1 ;Equivalent to AX*2

shl ax, 2 ;Equivalent to AX*4

shl ax, 3 ;Equivalent to AX*8

SAR:Thesar instruction shifts all the bits in the destination operand to the right one bit, replicating the H.O. bit.

The sar instruction's main purpose is to perform a signed division by some power of two. Each shift to the right divides the value by two. Multiple right shifts divide the previous shifted result by two, so multiple shifts produce the following results:



SAR OPERATION

sar ax, 1 ;Signed division by 2

sar ax, 2 ;Signed division by 4 sar ax, 3 ;Signed division by 8

sar ax, 4 ;Signed division by 16

sar ax, 5 ;Signed division by 32

sar ax, 6 ;Signed division by 64

sar ax, 7 ;Signed division by 128

sar ax, 8 ;Signed division by 256

There is a very important difference between the sar and idiv instructions. The idiv instruction always truncates towards zero while sar truncates results toward the smaller result. For positive results, an arithmetic shift right by one position produces the same result as an integer division by two. However, if the quotient is negative, idiv truncates towards zero while sar truncates towards negative infinity.

SHR: The shr instruction shifts all the bits in the destination operand to the right one bit shifting a zero into the H.O. bit



SHR OPERATION

The shift right instruction is especially useful for unpacking data. shifting an unsigned integer value to the right one position is equivalent to dividing that value by two, you can also use the shift right instruction for division by powers of two:

shr ax, 1 ;Equivalent to AX/2

shr ax, 2 ;Equivalent to AX/4

shr ax, 3 ;Equivalent to AX/8

shr ax, 4 ;Equivalent to AX/16

The Rotate Instructions: RCL, RCR, ROL, and ROR

The rotate instructions shift the bits around, just like the shift instructions, except the bits shifted out of the operand by the rotate instructions recirculate through the operand. They include rcl (rotate through carry left), rcr(rotate through carry right), rol(rotate left), And ror (rotate right). These instructions all take the forms:

rcl dest, count rol dest, count rcr dest, count ror dest, count

RCL: The rcl (rotate through carry left), as its name implies, rotates bits to the left, through the carry flag, and back into bit zero on the right. The rcl instruction sets the flag bits as follows:

• The carry flag contains the last bit shifted out of the H.O. bit of the operand.

• If the shift count is one, rcl sets the overflow flag if the sign changes as a result of the rotate. If the count is not one, the overflow flag is undefined.

• The rcl instruction does not modify the zero, sign, parity, or auxiliary carry flags.



RCL OPERATION

RCR: The rcr (rotate through carry right) instruction is the complement to the rcl instruction. It shifts its bits right through the carry flag and back into the H.O. bit. This instruction sets the flags in a manner analogous to rcl:

• The carry flag contains the last bit shifted out of the L.O. bit of the operand.

• The rcr instruction does not affect the zero, sign, parity, or auxiliary carry flags.



RCR OPERATION

ROL: The rol instruction is similar to the rcl instruction in that it rotates its operand to the left the specified number of bits. The major difference is that rol shifts its operand's H.O. bit, rather than the carry, into bit zero. Rol also copies the output of the H.O. bit into the carry flag. The rol instruction sets the flags identically to rcl. Other than the source of the value shifted into bit zero, this instruction behaves exactly like the rcl instruction.

Like shl, the rol instruction is often useful for packing and unpacking data.



ROL OPERATION

ROR: The ror instruction relates to the rcr instruction in much the same way that the rol instruction relates to rcl. That is, it is almost the same operation other than the source of the input bit to the operand. Rather than shifting the previous carry flag into the H.O. bit of the destination operation, ror shifts bit zero into the H.O. bit.



ROR OPERATION

String Instructions: A string is a collection of objects stored in contiguous memory locations. Strings are usually arrays of bytes or words on 8086.All members of the 80x 86 families support five different string instructions: MOVS, CMPS, SCAS, LODS, AND STOS.

The string instructions operate on blocks (contiguous linear arrays) of memory. For example, the movs instruction moves a sequence of bytes from one memory location to another. The cmps instruction compares two blocks of memory. The scas instruction scans a block of memory for a particular value. These string instructions often require three operands, a destination block address, a source block address, and (optionally) an element count. For example, when using the movs instruction to copy a string, we need a source address, a destination address, and a count (the number of string elements to move). The operands for the string instructions include:

- the SI (source index) register, the DI (destination index) register, the CX (count) register,
- the AX register, and the direction flag in the FLAGS register.

The REP/REPE/REPZ and REPNZ/REPNE Prefixes: The repeat prefixes tell the 80x86 to do a multibyte string operation. The syntax for the repeat prefix is:

Field:

Labelrepeatmnemonic operand;commentFor MOVS:

Rep movs {operands}

For CMPS:

repz cmps {operands}

repne cmps {operands} re

repnz

Repe cmps {operands} repz cr cmps {operands} For SCAS: Repe scas {operands} repz scas {operands} For STOS:

repnescas {operands} repnzscas {operands}

Rep stos {operands}

When specifying the repeat prefix before a string instruction, the string instruction repeats cx times. Without the repeat prefix, the instruction operates only on a single byte,word, or double word.

If the direction flag is clear, the CPU increments si and di after operating upon each string element. If the direction flag is set, then the 80x86 decrements si and di after processing each string element. The direction flag may be set or cleared using the cld (clear direction flag) and std (setdirection flag) instructions.

The MOVS Instruction: The movsb (move string, bytes) instruction fetches the byte at address ds:si, stores it at address es :di, and then increments or decrements the si and di registers by one. If the rep prefix is present, the CPU checks cx to see if it contains zero. If not, then it moves the byte from ds: si to es: di and decrements the cx register. This process repeats until cx becomes zero. The syntax is:

{REP} MOVSB {REP} MOVSW

The CMPS Instruction: The cmps instruction compares two strings. The CPU compares the string referenced by es: di to the string pointed at by ds: si. CX contains the length of the two strings (when using the rep prefix). The syntax is: **{REPE} CMPSB {REPE} CMPSW**

To compare two strings to see if they are equal or not equal, you must compare corresponding elements in a string until they don't match or length of the string cx=0. The repe prefix accomplishes this operation. It will compare successive elements in a string as long as they are equal and cx is greater than zero.

The SCAS Instruction: The scas instruction, by itself, compares the value in the accumulator (al or ax) against the value pointed at by es:di and then increments (or decrements) di by one or two. The CPU sets the flags according to the result of the comparison. When using the repne prefix (repeat while not equal), scas scans the string searching for the first string element which is equal to the value in the accumulator. The scas instruction takes the following forms: {**REPNE**} SCASB {**REPNE**} SCASW

The STOS Instruction: The stos instruction stores the value in the accumulator at the location specified by es: di. After storing the value, the CPU increments or decrements di depending upon the state of the direction flag. Its primary use is to initialize arrays and strings to a constant value. **{REP} STOSB**

{REP} STOSW

The LODS Instruction: The lods instruction copies the byte or word pointed at by ds:si into the al or ax register, after which it increments or decrements the si register by one or two.{**REP**} LODSB

{REP} LODSW

Flag Manipulation and Processor Control Instructions: These instructions control the functioning of the available hardware inside the processor chip. These are categorized into two types; (a) flag manipulation instructions and (b) machine control instructions.

The flag manipulation instructions directly modify some of the flags of 8086. The machine control instructions control the bus usage and execution. The flag manipulation instructions and their functions are as follows:

CLC - Clear carry flag	CMC - Complement carry flag	STC - Set carry flag
CLD - Clear direction flag	STD - Set direction flag	CLI - Clear interrupt flag

STI - Set interrupt flag

These instructions modify the carry (CF), direction (DF) and interrupt (IF) flags directly. The DF and IF, which may be modified using the flag manipulation instructions, further control the processor operation; like interrupt responses and auto increment or auto decrement modes.

The machine control instructions supported by 8086 and 8088 are listed as follows along with their functions. These machine control instructions do not require any operand.

WAIT - Wait for Test input pin to go lowHLT - Halt the processorNOP - NooperationESC - Escape to external device like NDP (numeric co-processor)LOCK - Buslock instruction prefix.

After executing the **HLT instruction**, the processor enters the halt state. The two ways to pull it out of the halt state are to reset the processor or to interrupt it.

When **NOP instruction** is executed, the processor does not perform any operation till 4 clock cycles, except incrementing the IP byone. It then continues with further execution after 4 clock cycles.

ESC instruction when executed, frees the bus for an external master like a coprocessor or peripheral devices.

The **LOCK prefix** may appear with another instruction. When it is executed, the bus access is not allowed for another master till the lock prefixed instruction is executed completely. This instruction is used in case of programming for multiprocessor systems.

The **WAIT instruction** when executed holds the operation of processor with the current status till the logic level on the TEST pin goes low. The processor goes on inserting WAIT states in the instruction cycle, till the TEST pin goes low. Once the TEST pin goes low, it continues further execution.

Program Flow Control Instructions: The control transfer instructions are used to transfer the control from one memory location to another memory location. In 8086 program control instructions belong to three groups: unconditional transfers, conditional transfers, and subroutine call and return instructions.

Unconditional Jumps: The jmp (jump) instruction unconditionally transfers control to another point in the program. Intra segment jumps are always between statements in the same code segment. Intersegment jumps can transfer control to a statement in a different code segment.

JMP Address

P a r t			
1			
J N P			
A A			

Unconditional jump

Conditional jump

Conditional Jump: The conditional jump instructions are the basic tool for creating loops and other conditionally executable statements like the if....then statement. The conditional jumps test one or more bits in the status register to see if they match some particular pattern. If the pattern matches, control transfers to the target location. If the condition fails, the CPU ignores the conditional jump and execution continues with the next instruction. Some instructions, for example, test the conditions of the sign, carry, overflow and zero flags.

D.C. 14	D	0 19	JGE / JNL	Jump greater/ equal or jump not less	N=0
Definition	Description	Condition	JL / JNGE	Jump less or jump not greater/ equal	N=1
	Jump Based on Unsigned Data		JLE / ING	Tump less/ equal or jump not greater	N=1 or 7=1
JE / JZ	Jump equal or jump zero	Z=1	SEE / SING	sump less equal of jump not greater	11-1 01 2-1
JNE / JNZ	Jump not equal or jump not zero	Z=0		Arithmetic Jump	
JA / JNBE	Jump above or jump not below/ equal	C=0 & Z=0	JS	Jump sign set	N=1
JAE / JNB	Jump above/ equal or jump not below	C=0	JNS	Jump no sign set	N=0
JB / JNAE	Jump below or jump not above/ equal	C=1	JC	Jump carry set	C=1
JBE / JNA	Jump below/ equal or jump not above	C=1 or Z=1	JNC	Jump no carry set	C=0
	Jump Based on Signed Data		JO	Jump overflow set	0=1
JE / JZ	Jump equal or jump zero	Z=1	JNO	Jump not overflow set	O= 0
JNE / JNZ	Jump not equal or jump not zero	Z=0	JP / JPE	Jump parity even	P=1
JG / JNLE	Jump greater or jump not less/ equal	N=0 & Z=0	JNP / JPO	Jump parity odd	P=0

Loop Instruction:

- These instructions are used to repeat a set of instructions several times.
- Format: LOOP Short-Label
- Operation: (CX) \leftarrow (CX)-1
- Jump is initialized to location defined by short label if $CX \neq 0$. Otherwise, execute next sequential instruction.
- Instruction LOOP works with respect to contents of CX. CX must be preloaded with a count that represents the number of times the loop is to be repeat.

- Whenever the loop is executed, contents at CX are first decremented then checked to determine if they are equal to zero.
- If CX=0, loop is complete and the instruction following loop is executed.
- If $CX \neq 0$, content return to the instruction at the label specified in the loop instruction.
- LOOP AGAIN is almost same as: DEC CX, JNZ AGAIN

SUBROUTINE & SUBROUTINE HANDILING INSTRUCTIONS: CALL, RET



- A subroutine is a special segment of program that can be called for execution from any point in a program.
- An assembly language subroutine is also referred to as a "procedure".
- Whenever we need the subroutine, a single instruction is inserted in to the main body of the program to call subroutine.
- Transfers the flow of the program to the procedure.

- CALL instruction differs from the jump instruction because a CALL saves a return address on the stack.
- The return address returns control to the instruction that immediately follows the CALL in a program when a RET instruction executes.
- To branch a subroutine the value in the IP or CS and IP must be modified.
- After execution, we want to return the control to the instruction that immediately follows the one called the subroutine i.e., the original value of IP or CS and IP must be preserved.
- Execution of the instruction causes the contents of IP to be saved on the stack. (this time (SP) ← (SP) -2)
- A new 16-bit (near-proc, mem16, reg16 i.e., Intra Segment) value which is specified by the instructions operand is loaded into IP.
- Examples: CALL 1234H

CALL BX CALL [BX]

Return Instruction: RET instruction removes an address from the stack so the program returns to the instruction following the CALL

- Every subroutine must end by executing an instruction that returns control to the main program. This is the return (RET) instruction.
- By execution the value of IP or IP and CS that were saved in the stack to be returned back to their corresponding registers. (this time (SP) \leftarrow (SP)+2)

MACROS: The macro directive allows the programmer to write a named block of source statements, then use that name in the source file to represent the group of statements. During the assembly phase, the assembler automatically replaces each occurrence of the macro name with the statements in the macro definition.

Macros are expanded on every occurrence of the macro name, so they can increase the length of the executable file if used repeatably. Procedures or subroutines take up less space, but the increased overhead of saving and restoring addresses and parameters can make them slower. In summary, the advantages and disadvantages of macros are,

Advantages

- Repeated small groups of instructions replaced by one macro
- Errors in macros are fixed only once, in the definition
- Duplication of effort is reduced
- In effect, new higher level instructions can be created
- Programming is made easier, less error prone
- Generally quicker in execution than subroutines

Disadvantages

In large programs, produce greater code size than procedures

When to use Macros

- To replace small groups of instructions not worthy of subroutines
- To create a higher instruction set for specific applications
- To create compatibility with other computers
- To replace code portions which are repeated often throughout the program

Modular Programming: Instead of writing a large program in a single unit, it is better to write small programs—which are parts of the large program. Such small programs are called program modules or simply modules. Each such module can be separately written, tested and debugged. Once the debugging of the small programs is over, they can be linked together. Such methodology of developing a large program by linking the modules is called modular programming.

Assembler Directives:

Assembler directives are special instructions that provide information to the assembler but do not generate any code. Examples include the segment directive, equ, assume and end. These mnemonics are not valid 80x86 instructions. They are messages to the assembler, to generate address.

A pseudo-opcode is a message to the assembler, just like an assembler directive, however a pseudo-opcode will emit object code bytes. Examples of pseudo-opcodes include byte, word, dword, qword, and byte. These instructions emit the bytes of data specified by their operands but they are not true 80X86 machine instructions.

ASSUME: The ASSUME directive tell the assembler the name of the logical segment it should use for a specified segment. Ex: ASSUME CS: Code, DS: Data, SS: Stack; or ASSUME CS: Code

Data Directives: The directives DB, DW, DD, DR and DT are used to (a) define different types of variables or (b) to set aside one or more storage locations in memory-depending on the data type:

DB — Define Byte DW — Define Word DD — Define Double word

DQ — Define Quad word DT — Define Ten Bytes

The **DB directive** is used to declare a byte-type variable or to set aside one or more storage locations of type byte in memory (Define Byte)

Example: Temp DB 42H; Temp is a variable allotted 1byte of memory location assigned with data 42H

The **DW directive** is used to declare a variable of type word or to reserve memory locations which can be accessed as type double word (Define word)

Example: N2 DW 427AH; N2 variable is initialized with value 427AH when it is loaded into memory to run.

The **DD directive** is used to declare a variable of type double word or to reserve memory locations which can be accessed as type double word (Define double word)

Example: Big DD 2456756CH; Big variable is initialized with 4 bytes

The **DQ directive** is used to tell the assembler to declare a variable 4 words in length or to reverse 4 words of storage in memory (Define Quad word)

Example: Big DQ 2456756C88464567H; Big variable is initialized with 4 words (8 bytes)

The **DT directive** is used to tell the assembler to declare a variable 10 bytes in length or to reverse 10bytes of storage in memory (Define Ten bytes)

Example: Packed BCD DT 11223344556677889900H; 10 byte data is initialized to variable packed BCD

DUP: This directive operator is used to initialize several locations and to assign values to these locations. Its format is: Name Data-Type Num DUP (value)

Example: TABLE DB 20 DUP (0); Reserve an array of 20 bytes of memory and initialize all 20 bytes with 0. Array is named TABLE

END: The **END** directive is placed after the last statement of a program to tell the assembler that this is the end of the program module. The assembler will ignore any statement after an end directive.

The **ENDP** directive is used with the name of the procedure to indicate the end of a procedure to the assembler.

SQUARE NUM PROC

• • • •

SQUARE NUM ENDP

The **ENDS** directive is used with the name of the segment to indicate the end of a segment to the assembler.

CODE SEGMENT

•••

... CODE ENDS

EQU: The **EQU** directive is used to give a name to some value or to a symbol. Each time assembler finds the name in the program it will replace the name with the value.

FACTOR EQU 03H; This statement should be written at the start

ADD AL, FACTOR; The assembler converts this instruction as ADD AL, 03H

EVEN: The **EVEN** directive instructs the assembler to increment the location of the counter to the next even address if it is not already in the even address. If the word starts at an odd address, 8086 will take 2 bus cycles to get the 2 byte of the word. "*A series of words can read much more quickly if they are at even address*".

DATA HERE SEGMENT	; Location counter will point to 0009H after assembler reads next
statement	
SALES DB 9 DUP (?)	; Declare an array of 9 bytes
EVEN	; Increment location counter to 000AH
RECORD DW 100 DUP (?)	; Array of 100 words starting on even address for quicker read
DATA HERE ENDS	;

GLOBAL: This **GLOBAL** directive can be used in place of PUBLIC directive or in place of an EXTRN directive. The GOLBAL directive is used to make the symbol available to other modules.

PUBLIC: The **PUBLIC** directive is used along with the EXTRN directive. This informs the assembler that the labels, variables, constants, or procedures declared PUBLIC may be accessed by other assembly modules to form their codes, but while using the PUBLIC declared labels, variables, constants or procedures the user must declare them externals using the EXTRN directive.

EXTRN: This **EXTRN** directive is used to tell the assembler that the names or labels following the directive are in some other assembly module.

GROUP: This **GROUP** directive is used to tell the assembler to group the logical segments named after the directive into one logical group segment.

Example: SMALL SYSTEM GROUP CODE, DATA, STACK

AITS, DEPT OF ECE 23

ASSUME CS: SMALL SYSTEM, DS: SMALL SYSTEM, SS: SMALL SYSTEM

OFFSET—Is an operator which tells the assembler to determine the offset or the displacement of a named data item (variable) or procedure from start of the segment which contains it. This operator is used to load the offset of a variable into a register so that the variable can be accessed with one of the indexed addressing modes. MOV AL, OFFSET N1

ORG – This **ORG** directive allows to set the location counter to a desired value at any point in the program. The statement ORG 100H tells the assembler to set the location counter to 0100H.

PROCEDURE: A PROC directive is used to define a label and to delineate a sequence of instructions that are usually interpreted to be a subroutine, that is, CALLed either from within the same physical segment (near) or from another physical segment (far).

Syntax: name PROC [type]

P1 PROC NEAR MOV AX, 1 5 ADD OX, AX ENDP

..... name ENDP

Labels: A label, a symbolic name for a particular location in an instruction sequence, maybe defined in one of three ways. The first way is the most common. The format is shown below: **label: [instruction]**

where "label" is a unique ASM86 identifier and "instruction" is an8086/8087/8088 instruction. This label will have the following attributes:

- 1. Segment-the current segment being assembled.
- 2. Offset-the current value of the location counter.

3. Type-will be NEAR.

An example of this form of label definition is: ALAB: MOV AX, COUNT

Introduction to 8051 MicroContoller:

To make a complete microcomputer system, only microprocessor is not sufficient. It is necessary to add other peripherals such as ROM, RAM, decoders, drivers, number of I/O devices to make a complete microcomputer system. In addition, special purpose devices, such as interrupt controller, programmable timers, programmable I/O devices, DMA controllers may be added to improve the capability and performance and flexibility of a microcomputer system.

The key feature for microprocessor based design is that it has more flexibility to configure a system as large system or small system by adding suitable peripherals.

On the other hand, the microcontroller incorporates all the features that are found in microprocessor. The microcontroller has built-in ROM, RAM, parallel I/O, serial I/O, counters and a clock circuit. It has on-chip peripheral devices which makes it possible to have single microcomputer system.

Advantages of built-in peripherals:

Built-in peripherals have smaller access times hence speed is more.

Hardware reduces due to single chip microcomputer system.

Less hardware reduces PCB size and increases reliability of the system.

Comparison between Microprocessors and Microcontrollers:

No.	Microprocessor	Microcontroller
1.	Microprocessor contains ALU, control unit (clock and timing circuit), different register and interrupt circuit.	Microcontroller contains microprocessor, memory (ROM and RAM), UO interfacing circuit and peripheral devices such as A/D converter, serial I/O, timer etc.
2	It has many instructions to move data between memory and CPU.	It has one or two instructions to move data between memory and CPU.
З.	It has one or two bit handling instructions.	It has many bit handling instructions.
4.	Access times for memory and I/O devices are more.	Less access times for built-in memory and I/O devices.
5.	Microprocessor based system requires more hardware.	Microcontroller based system requires less hardware reducing PCB size and increasing the reliability.
 Microprocessor based system is more flexible. Less flexible in design point of view. 		Less flexible in design point of view.
7. It has single memory map for data and code. It has separate memory map for code.		It has separate memory map for data and code.
8.	Less number of pins are multifunctioned.	More number pins are multifunctioned.

Features of 8051:

- 4KB on-chip program memory (ROM/EPROM).
- 128 bytes on-chip data memory.
- Four register banks.
- 64KB each program and external RAM addressability.
- One microsecond instruction cycle with 12MHz crystal.
- 32 bidirectional I/O lines organized as four 8-bit ports.
- Multiple modes, high-speed programmable serial port (UART).
- 16-bit Timers/Counters.
- Direct byte and bit addressability.

Block Diagram of 8051:



Accumulator: The Accumulator, as it's name suggests, is used as a general register to accumulate the results of a large number of instructions. It can hold an 8-bit (1-byte) value.

'B' Register: The "B" register is very similar to the Accumulator in the sense that it may hold an 8bit (1-byte) value. The "B" register is only used by two 8051 instructions: MUL AB and DIV AB.

Aside from the MUL and DIV an instruction, the "B" register is often used as yet another temporary storage register much like a ninth "R" register.

Program Status Word

The PSW register contains program status information. It is a 8-bit flag register, out of 8-bits 6 bits are used and 2 bits are reserved. Out of 6 bits 4 bits are conditional bits and 2 bits are used for selecting register bank.



Stack Pointer

The Stack Pointer register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in on-chip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at locations 08H.

Data Pointer

The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

Program Counter

The Program Counter (PC) is a 2-byte address which tells the 8051 where the next instruction to execute is found in memory. When the 8051 is initialized PC always starts at 0000h and is incremented each time an instruction is executed. It is important to note that PC isn't always incremented by one. Since some instructions require 2 or 3 bytes the PC will be incremented by 2 or 3 in these cases.

The Program Counter is special in that there is no way to directly modify its value. That is to say, we can't do something like PC=2430h. On the other hand, if we execute LJMP 2430h you've effectively accomplished the same thing.

Ports 0 to 3

P0, P1, P2, and P3 are the SFR latches of Ports 0, 1, 2, and 3, respectively. Writing a one to a bit of a port SFR (P0, P1, P2, or P3) causes the corresponding port output pin to switch high. Writing a zero causes the port output pin to switch low. When used as an input, the external state of a port pin will be held in the port SFR (i.e., if the external state of a pin is low, the corresponding port SFR bit will contain a 0; if it is high, the bit will contain a 1).

Serial Data Buffer

The Serial Buffer is actually two separate registers, a transmit buffer and a receive buffer. When data is moved to SBUF, it goes to the transmit buffer and is held for serial transmission. (Moving a byte

to SBUF is what initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.

Timer Registers Basic to 80C51

Register pairs (TH0, TL0), and (TH1, TL1) are the 16-bit Counting registers for Timer/Counters 0 and 1, respectively.

Control Register for the 80C51

Special Function Registers IP, IE, TMOD, TCON, SCON, and PCON contain control and status bits for the interrupt system, the Timer/Counters, and the serial port.

Register Banks

The 8051 uses 8 "R" registers which are used in many of its instructions. These "R" registers are numbered from 0 through 7 (R0, R1, R2, R3, R4, R5, R6, and R7). These registers are generally used to assist in manipulating values and moving data from one memory location to another.

PSEN (Program Store Enable)

The 8051 has four dedicated bus control signals. It is a control signal that enables external program (code) memory. It usually connects to an EPROM's Output Enable (OE) pin to permit reading of program bytes. The PSEN signal pulses low during the fetch stage of an instruction. When executing a program from internal ROM (8051/8052), PSEN remains in the inactive (high) state.

ALE (Address Latch Enable)

The 8051 similarly uses ALE for demultiplexing the address and data bus. When Port 0 is used in its alternate mode—as the data bus and the low-byte of the address bus—ALE is the signal that latches the address into an external register during the first half of a memory cycle.

EA (External Access)

The EA input signal is generally tied high (+5 V) or low (ground). If high, the 8051 executes programs from internal ROM when executing in the lower 4K of memory. If low, programs execute from external memory only (and PSEN pulses low accordingly).

RST (Reset)

The RST input is the master reset for the 8051. When this signal is brought high for at least two machine cycles, the 8051 internal registers are loaded with appropriate values for an orderly system start-up.

On-chip Oscillator Inputs

The 8051 features an on-chip oscillator. The nominal crystal frequency is 12 MHz for most ICs in the MCS-51[™] family.

Memory Organization

Most microprocessors implement a shared memory space for data and programs. This is reasonable, since programs are usually stored on a disk and loaded into RAM for execution; thus both the data and programs reside in the system RAM. Microcontrollers have limited memory, and there is no disk drive or disk operating system. The control program must reside in. For this reason, the 8051 implements a separate memory space for programs (code) and data. Both the code and data may be internal; however, both expand using external components to a maximum of 64K code memory and 64K data memory.

The internal memory consists of on-chip ROM (8051/8052 only) and on-chip data RAM. The onchip RAM contains a rich arrangement of general-purpose storage, bit-addressable storage, register banks, and special function registers.

The internal memory space is divided between register banks (00H-1FH), bit-addressable RAM (20H-2FH), general-purpose RAM (30H-7FH), and special function registers (80H-FFH).

Any location in the general-purpose RAM can be accessed freely using the direct or indirect addressing modes.

Bit-addressable RAM

The 8051 contains 210 bit-addressable locations, of which 128 are at byte addresses 20H through 2FH, and the rest are in the special function registers.

The idea of individually accessing bits through software is a powerful feature of most microcontrollers. Bits can be set, cleared, ANDed, ORed, etc., with a single instruction.

Most microprocessors require a read-modify-write sequence of instructions to achieve the same effect. Furthermore, the 8051 I/O ports are bit-addressable, simplifying the software interface to single-bit inputs and outputs.

There are 128 general-purpose bit-addressable locations at byte address 20H through 2FH (8 bits/byte X 16 bytes = 128 bits).

Register Banks

The bottom 32 locations of internal memory contain the register banks. The 8051 instruction set supports 8 registers, R0 through R7, and by default (after a system reset) these registers are at addresses OOH-07H.

Instructions using registers R0 to R7 are shorter and faster than the equivalent instructions using direct addressing. Data values used frequently should use one of these registers.

Special Function Registers

The 8051 internal registers are configured as part of the on-chip RAM; therefore, each register also has an address. This is reasonable for the 8051, since it has so many registers. As well as R0 to R7, there are 21 special function registers (SFRs) at the top of internal RAM, from addresses 80H to FFH.



EXTERNAL MEMORY

The MCS-51 architecture provides expansion in the form of a 64K external code memory space and a 64K external data memory space. Extra ROM and RAM can be added as needed. Peripheral interface ICs can also be added to expand the I/O capability. These *become* part of the external data memory space using memory-mapped I/O.

When external memory is used, Port 0 is unavailable as an I/O port. It becomes a multiplexed address (A0-A7) and data (D0-D7) bus, with ALE latching the low-byte of the address at the beginning of each external memory cycle. Port 2 is usually (but not always) employed for the high-byte of the address bus.

Addressing Modes of 8051:

In this section, we will see different addressing modes of the 8051 microcontrollers. In 8051 there are 1-byte, 2-byte instructions and very few 3-byte instructions are present. The opcodes

are 8-bit long. As the opcodes are 8-bit data, there are 256 possibilities. Among 256, 255 opcodes are implemented.

The clock frequency is12MHz, so 64 instruction types are executed in just 1 μ s, and rest are just 2 μ s. The Multiplication and Division operations take 4 μ sto to execute.

In 8051 There are six types of addressing modes.

- □ Immediate AddressingMode
- □ Register AddressingMode
- □ Direct AddressingMode
- □ Register IndirectAddressing Mode
- □ Indexed AddressingMode
- □ Implied AddressingMode

Immediate addressing mode

In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode.

MOVA, #0AFH; MOVR3, #45H; MOVDPTR, #FE00H;

In these instructions, the # symbol is used for immediate data. In the last instruction, there is DPTR. The DPTR stands for Data Pointer. Using this, it points the external data memory location. In the first instruction, the immediate data is AFH, but one 0 is added at the beginning. So when the data is starting with A to F, the data should be preceded by 0.

Register addressing mode

In the register addressing mode the source or destination data should be present in a register (R0 to R7). These are some examples of RegisterAddressing Mode.

MOVA, R5; MOVR2, #45H; MOVR0, A;

In 8051, there is no instruction like MOVR5, R7. But we can get the same result by using this i

nstruction **MOV R5, 07H**, or by using **MOV 05H, R7**. But this two instruction will work when the selected register bank is **RB0**. To use another register bank and to get the same effect, we have to add the starting address of that register bank with the register number. For an example, if the RB2 is selected, and we want to access R5, then the address will be (10H + 05H = 15H), so the instruction will look like this **MOV 15H, R7**. Here 10H is the starting address of Register Bank 2.

Direct Addressing Mode

In the Direct Addressing Mode, the source or destination address is specified by using 8- bit data in the instruction. Only the internal data memory can be used in this mode. Here some of the examples of direct Addressing Mode.

MOV80H, R6; MOVR2, 45H; MOVR0, 05H;

The first instruction will send the content of registerR6 to port P0 (Address of Port 0 is 80H). The second one is forgetting content from 45H to R2. The third one is used to get data from Register R5 (When register bank RB0 is selected) to register R5.

Register indirect addressing Mode

In this mode, the source or destination address is given in the register. By using register indirect addressing mode, the internal or external addresses can be accessed. The R0 and R1 are used for 8-bit addresses, and DPTR is used for 16-bit addresses, no other registers can be used for addressing purposes. Let us see some examples of this mode.

MOV0E5H, @R0; MOV@R1, 80H

In the instructions, the @ symbol is used for register indirect addressing. In the first instruction, it is showing that theR0 register is used. If the content of R0 is 40H, then that instruction will take the data which is located at location 40H of the internal RAM. In the second one, if the content of R1 is 30H, then it indicates that the content of port P0 will be stored at location 30H in the internal RAM.

MOVXA, @R1; MOV@DPTR, A;

In these two instructions, the X in MOVX indicates the external data memory. The external data memory can only be accessed in register indirect mode. In the first instruction if the R0 is holding 40H, then A will get the content of external RAM location40H. And in the second one, the content of A is overwritten in the location pointed by DPTR.

Indexed addressing mode

In the indexed addressing mode, the source memory can only be accessed from program memory only. The destination operand is always the register A. These are some examples of Indexed addressing mode.

MOVCA, @A+PC; MOVCA, @A+DPTR;

The C in MOVC instruction refers to code byte. For the first instruction, let us consider A holds 30H. And the PC value is1125H. The contents of program memory location 1155H (30H + 1125H) are moved to register A.

Implied Addressing Mode

In the implied addressing mode, there will be a single operand. These types of instruction can work on specific registers only. These types of instructions are also known as register specific instruction. Here are some examples of Implied Addressing Mode.

RLA; SWAPA;

These are 1- byte instruction. The first one is used to rotate the A register content to the Left. The second one is used to swap the nibbles in A.

Pin Diagram of 8051:

<u>8051 microcontroller</u> is a 40 pin Dual Inline Package (DIP). These 40 pins serve different functions like read, write, I/O operations, <u>interrupts</u> etc. 8051 has four I/O ports wherein each port has 8 pins which can be configured as input or output depending upon the logic state of the pins. Therefore, 32 out of these 40 pins are dedicated to I/O ports. The rest of the pins are dedicated to VCC, GND, XTAL1, XTAL2, RST, ALE, EA' and PSEN'.

Pin diagram of 8051 microprocessor is as given below :



Description of the Pins :

• Pin 1 to Pin 8 (Port 1) –

Pin 1 to Pin 8 are assigned to Port 1 for simple I/O operations. They can be configured as input or output pins depending on the logic control i.e. if logic zero

(0) is applied to the I/O port it will act as an output pin and if logic one (1) is applied the pin will act as an input pin. These pins are also referred to as P1.0 to P1.7 (where P1 indicates that it is a pin in port 1 and the number after '.' tells the pin number i.e. 0 indicates first pin of the port. So, P1.0 means first pin of port 1, P1.1 means second pin of the port 1 and so on). These pins are bidirectional pins.

• Pin 9 (RST) -

Reset pin. It is an active-high, input pin. Therefore if the RST pin is high for a minimum of 2 machine cycles, the microcontroller will reset i.e. it will close and terminate all activities. It is often referred as "power-on-reset" pin because it is used to reset the microcontroller to it's initial values when power is on (high).

• Pin 10 to Pin 17 (Port 3) –

Pin 10 to pin 17 are port 3 pins which are also referred to as P3.0 to P3.7. These pins are similar to port 1 and can be used as universal input or output pins. These pins are bidirectional pins.

• These pins also have some additional functions which are as follows:

1) P3.0 (RXD):

10th pin is RXD (serial data receive pin) which is for serial input. Through this input signal microcontroller receives data for serial communication.

2) P3.1 (TXD):

11th pin is TXD (serial data transmit pin) which is serial output pin. Through this output signal microcontroller transmits data for serial communication.

3) P3.2 and P3.3 (INT0', INT1'):

12th and 13th pins are for External Hardware Interrupt 0 and Interrupt 1 respectively. When this interrupt is activated(i.e. when it is low), 8051 gets interrupted in whatever it is doing and jumps to the vector value of the interrupt (0003H for INT0 and 0013H for INT1) and starts performing Interrupt Service Routine (ISR) from that vector location.

4) **P3.4 and P3.5 (T0 and T1) :**

14th and 15th pin are for Timer 0 and Timer 1 external input. They can be connected with 16 bit timer/counter.

5) P3.6 (WR') :

16th pin is for external memory write i.e. writing data to the external memory.

6) **P3.7 (RD') :**

17th pin is for external memory read i.e. reading data from external memory.

• Pin 18 and Pin 19 (XTAL2 And XTAL1) –

These pins are connected to an external oscillator which is generally a quartz crystal oscillator. They are used to provide an external clock frequency of 4MHz to 30MHz.

• Pin 20 (GND) :

This pin is connected to the ground. It has to be provided with 0 V power supply. Hence it is connected to the negative terminal of the power supply.

• Pin 21 to Pin 28 (Port 2) :

Pin 21 to pin 28 are port 2 pins also referred to as P2.0 to P2.7. When additional external memory is interfaced with the 8051 microcontroller, pins of port 2 act as higher-order address bytes. These pins are bidirectional.

• Pin 29 (PSEN) :

PSEN stands for Program Store Enable. It is output, active-low pin. This is used to read external memory. In 8031 based system where external ROM holds the program code, this pin is connected to the OE pin of the ROM.

• **Pin 30 (ALE/ PROG) :**

ALE stands for Address Latch Enable. It is input, active-high pin. This pin is used to distinguish between memory chips when multiple memory chips are used. It is also used to de-multiplex the multiplexed address and datasignals available at port0. During flash programming i.e. Programming of EPROM, this pin acts as program pulse input (PROG).

• Pin 31 (EA/ VPP) :

EA stands for External Access input. It is used to enable/disable external memory interfacing. In 8051, EA is connected to Vccasit comes with on-chip ROM to store programs. For other family members such as 8031 and 8032 in which there is no on-chip ROM, the EA pin is connected to the GND.

• Pin 32 to Pin 39 (Port 0) :

Pin 32 to pin 39 are port 0 pins also referred to as P0.0 to P0.7. They are bidirectional input/output pins. They don't have any internal pull-ups. Hence, 10K pull-upregisters are used as external pull-ups. Port0 is also designated as AD0- AD7 because 8051 multiplexes address and data through port0 to save pins.

• Pin 40 (VCC) :

This pin provides power supply voltage i.e. +5 Volts to the circuit.

Instruction Set of 8051:

Types of Instructions in 8051 Microcontroller Instruction Set

Before seeing the types of instructions, let us see the structure of the 8051 Microcontroller Instruction. An 8051 Instruction consists of an Opcode (short of Operation – Code) followed by Operand(s) of size Zero Byte, One Byte or Two Bytes.

The Op-Code part of the instruction contains the Mnemonic, which specifies the type of operation to be performed. All Mnemonics or the Opcode part of the instruction are of One Byte size.

Coming to the Operand part of the instruction, it defines the data being processed by the instructions. The operand can be any of the following:

- □ No Operand
- □ Data value
- □ I/O Port
- □ Memory Location
- □ CPU register

There can multiple operands and the format of instruction is as follows: MNEMONIC

DESTINATION OPERAND, SOURCE OPERAND

A simple instruction consists of just the opcode. Other instructions may include one or more operands. Instruction can be one-byte instruction, which contains only opcode, or two-byte instructions, where the second byte is the operand or three byte instructions, where the operand makes up the second and third byte.

Based on the operation they perform, all the instructions in the 8051 Microcontroller Instruction Set are divided into five groups. They are:

- □ Data Transfer Instructions
- \Box Arithmetic Instructions
- □ Logical Instructions
- □ Boolean or Bit Manipulation Instructions
- □ Program Branching Instructions

We will now see about these instructions briefly.

Data Transfer Instructions

The Data Transfer Instructions are associated with transfer of data between registers or external program memory or external data memory. The Mnemonics associated with Data Transfer are given below.

- \square MOV
- \square MOVC
- \square MOVX
- \Box PUSH
- $\square POP$
- \Box XCH
- □ XCHD

Mnemoni	Description		
С			
MOV	Move Data		
MOVC	Move Code		
MOCX	Move External Data		
PUSH	Move Data to Stack		
POP	Copy Data from Stack		
XCH	Exchange Data between two Registers		
XCHD	Exchange Lower Order Data between two Registers		

The following table lists out all the possible data transfer instructions along with other details like addressing mode, size occupied and number machine cycles it takes.

Mnemonic	Instruction	Description	Addressing Mode	# of Bytes	# of Cycles
MOV	A, #Data	A ← Data	Immediate	2	1
	A, Rn	A ← Rn	Register	1	1
6	A, Direct	A ← (Direct)	Direct	2	1
	A, @Ri	A ← @Ri	Indirect	1	1
1	Rn, #Data	Rn ← data	Immediate	2	1
1	Rn, A	Rn ← A	Register	1	1
1	Rn, Direct	Rn ← (Direct)	Direct	2	2
	Direct, A	(Direct) ← A	Direct	2	1
	Direct, Rn	(Direct) ← Rn	Direct	2	2
	Direct1, Direct2	(Direct1) ← (Direct2)	Direct	3	2
	Direct, @Ri	(Direct) ← @Ri	Indirect	2	2
	Direct, #Data	(Direct) ← #Data	Direct	3	2
	@Ri, A	@Ri ← A	Indirect	1	1
	@Ri, Direct	@Ri ← Direct	Indirect	2	2
1	@Ri, #Data	@Ri ← #Data	Indirect	2	1
	DPTR, #Data16	DPTR	Immediate	3	2
MOVC	A, @A+DPTR	A ← Code Pointed by A+DPTR	Indexed	1	2
	A, @A+PC	A ← Code Pointed by A+PC	Indexed	1	2
	A, @Ri	A ← Code Pointed by Ri (8-bit Address)	Indirect	1	2
MOVX	A, @DPTR	A ← External Data Pointed by DPTR	Indirect	1	2
	@Ri, A	@Ri ← A (External Data 8-bit Addr)	Indirect	1	2
	@DPTR, A	@DPTR ← A (External Data 16-bit Addr)	Indirect	1	2
			ELE	CTRONICS	HUSI
PUSH	Direct	Stack Pointer SP ← (Direct)	Direct	2	2
POP	Direct	(Direct) ← Stack Pointer SP	Direct	2	2
XCH	Rn	Exchange ACC with Rn	Register	1	1
	Direct	Exchange ACC with Direct Byte	Direct	2	1
	@Ri	Exchange ACC with Indirect RAM	Indirect	1	1
XCHD	A @Pi	Exchange ACC with Lower Order Indirect PAM	Indiract	1	1
ACHD	A, aRI	Exchange ACC with Lower Order Indirect RAM	marrect	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1

Arithmetic Instructions:

Using Arithmetic Instructions, you can perform addition, subtraction, multiplication and division. The arithmetic instructions also include increment by one, decrement by one and a special instruction called Decimal Adjust Accumulator.

The Mnemonics associated with the Arithmetic Instructions of the 8051 Microcontroller Instruction Set are:

- \Box ADD
- \Box ADDC
- □ SUBB
- \Box INC
- \Box DEC
- \square MUL
- \Box DIV
- \Box DA A

Mnemoni	Description
С	
ADD	Addition without Carry
ADDC	Addition with Carry
SUBB	Subtract with Carry
INC	Increment by 1
DEC	Decrement by 1
MUL	Multiply
DIV	Divide
DA A	Decimal Adjust the Accumulator (A Register)

The arithmetic instructions have no knowledge about the data format i.e., signed, unsigned, ASCII, BCD, etc. Also, the operations performed by the arithmetic instructions affect flags like carry, overflow, zero, etc. in the PSW Register.

All the possible Mnemonics associated with Arithmetic Instructions are mentioned in the following table.

Logical Instructions

The next group of instructions are the Logical Instructions, which perform logical operations like AND, OR, XOR, NOT, Rotate, Clear and Swap. Logical Instruction are performed on Bytes of data on a bitby-bit basis.

Mnemonics associated with Logical Instructions are as follows:

- \Box ANL
- \Box ORL
- \Box XRL
- \Box CLR
- \Box CPL

- \Box RL
- \Box RLC
- $\Box RR$
- $\Box RRC$
- \Box SWAP

Mnemoni	Description
С	
ANL	Logical AND
ORL	Logical OR
XRL	Ex-OR
CLR	Clear Register
CPL	Complement the Register
RL	Rotate a Byte to Left
RLC	Rotate a Byte and Carry Bit to Left
RR	Rotate a Byte to Right
RRC	Rotate a Byte and Carry Bit to Right
SWAP	Exchange lower and higher nibbles in a Byte

The following table shows all the possible Mnemonics of the Logical Instructions.

Mnemonic	Instruction	Description	Addressing Mode	# of Bytes	# of Cycles
ANL	A, #Data	A ← A AND Data	Immediate	2	1
	A, Rn	A ← A AND Rn	Register	1	1
	A, Direct	A ← A AND (Direct)	Direct	2	1
	A, @Ri	A ← A AND @Ri	Indirect	1	1
	Direct, A	(Direct) ← (Direct) AND A	Direct	2	1
	Direct, #Data	(Direct) ← (Direct) AND #Data	Direct	3	2
ODI	1 110-1			-	
ORL	A, #Data	A CA OR Data	Desister	2	1
	A, Rn	A CA OR Rh	Register	1	1
	A, Direct	$A \leftarrow A OR (Direct)$	Direct	2	1
	A, @Ri	$A \leftarrow A OR @Ri$	Indirect	1	1
	Direct, A	(Direct) ← (Direct) OR A	Direct	2	1
	Direct, #Data	(Direct) ← (Direct) OR #Data	Direct	3	2
XRL	A. #Data	A ← A XRL Data	Immediate	2	1
	A. Rn	A ← A XRL Rn	Register	1	1
	A. Direct	A ← A XRL (Direct)	Direct	2	1
	A. @Ri	A ← A XRL @Ri	Indirect	1	1
	Direct, A	(Direct) ← (Direct) XRL A	Direct	2	1
	Direct, #Data	(Direct) ← (Direct) XRL #Data	Direct	3	2
CLR	A	A ← 00H		1	1
CLIC				-	-
CPL	A	A ← A		1	1
			E	LECTRONIC	S HU3
RL	A	Rotate ACC Left		1	1
RLC	A	Rotate ACC Left through Carry		1	1
RR	А	Rotate ACC Right		1	1
RRC	А	Rotate ACC Right through Carry		1	1
SWAP	А	Swap Nibbles within ACC		1	1

Boolean or Bit Manipulation Instructions

As the name suggests, Boolean or Bit Manipulation Instructions deal with bit variables. We know that there is a special bit-addressable area in the RAM and some of the Special Function Registers (SFRs) are also bit addressable.

The Mnemonics corresponding to the Boolean or Bit Manipulation instructions are:

- \Box CLR
- SETB

- \square MOV
- $\Box JC$
- \Box JNC
- $\Box JB$
- \Box JNB
- \Box JBC
- \Box ANL
- \Box ORL
- \Box CPL

Mnemoni	Description
С	
CLR	Clear a Bit (Reset to 0)
SETB	Set a Bit (Set to 1)
MOV	Move a Bit
JC	Jump if Carry Flag is Set
JNC	Jump if Carry Flag is Not Set
JB	Jump if specified Bit is Set
JNB	Jump if specified Bit is Not Set
JBC	Jump if specified Bit is Set and also clear the
	Bit
ANL	Bitwise AND
ORL	Bitwise OR
CPL	Complement the Bit

These instructions can perform set, clear, and, or, complement etc. at bit level. All the possible mnemonics of the Boolean Instructions are specified in the following table.

Mnemonic	Instruction	Description	# of Bytes	# of Cycles
CLR	С	$C \leftarrow 0 (C = Carry Bit)$	1	1
	Bit	Bit \leftarrow 0 (Bit = Direct Bit)	2	1
SET	С	C ← 1	1	1
	Bit	Bit $\leftarrow 1$	2	1
CPL	С	$c \leftarrow \overline{c}$	1	1
	Bit	Bit ← Bit	2	1
ANL	C, /Bit	$C \leftarrow C. \overline{Bit} (AND)$	2	1
	C, Bit	$C \leftarrow C$. Bit (AND)	2	1
ORL	C, /Bit	$C \leftarrow C + \overline{Bit}(OR)$	2	1
	C, Bit	$C \leftarrow C + Bit (OR)$	2	1
MOV	C Bit	C ← Bit	2	1
	Bit C	$Bit \leftarrow C$	2	2
	Diri, e	Dirte	ELECTRO	NICS (HU3
JC	rel	Jump is Carry (C) is Set	2	2
JNC	rel	Jump is Carry (C) is Not Set	2	2
JB	Bit, rel	Jump is Direct Bit is Set	3	2
JNB	Bit, rel	Jump is Direct Bit is Not Set	3	2
JBC	Bit, rel	Jump is Direct Bit is Set and Clear Bit	3	2

Program Branching Instructions

The last group of instructions in the 8051 Microcontroller Instruction Set are the Program Branching Instructions. These instructions control the flow of program logic. The mnemonics of the Program Branching Instructions are as follows.

- \Box LJMP
- \Box AJMP
- \Box SJMP
- $\Box JZ$
- \Box JNZ
- \Box CJNE
- \Box DJNZ
- \Box NOP
- \Box LCALL
- \Box ACALL
- \Box RET
- □ RETI
- \Box JMP

Mnemoni	Description
c	
LJMP	Long Jump (Unconditional)
AJMP	Absolute Jump (Unconditional)
SJMP	Short Jump (Unconditional)
JZ	Jump if A is equal to 0
JNZ	Jump if A is not equal to 0
CJNE	Compare and Jump if Not Equal
DJNZ	Decrement and Jump if Not Zero
NOP	No Operation
LCALL	Long Call to Subroutine
ACALL	Absolute Call to Subroutine (Unconditional)
RET	Return from Subroutine
RETI	Return from Interrupt
	Jump to an Address (Unconditional)
JMP	

All these instructions, except the NOP (No Operation) affect the Program Counter (PC) in one way or other. Some of these instructions has decision making capability before transferring control to other part of the program.

The following table shows all the mnemonics with respect to the program branching instructions.

Mnemonic	Instruction	Description	# of Bytes	# of Cycles
ACALL	ADDR11	Absolute Subroutine Call PC + 2 \rightarrow (SP); ADDR11 \rightarrow PC	2	2
LCALL	ADDR16	Long Subroutine Call PC + 3 \rightarrow (SP); ADDR16 \rightarrow PC	3	2
RET		Return from Subroutine (SP) \rightarrow PC	1	2
RETI		Return from Interrupt	1	2
AJMP	ADDR11	Absolute Jump ADDR11 \rightarrow PC	2	2
LJMP	ADDR16	$\begin{array}{c} \text{Long Jump} \\ \text{ADDR16} \rightarrow \text{PC} \end{array}$	3	2
SJMP	rel	Short Jump PC + 2 + rel \rightarrow PC	2	2
JMP	@A + DPTR	$A + DPTR \rightarrow PC$	1	2
JZ	rel	If A=0, Jump to PC + rel	2	2
JNZ	rel	If $A \neq 0$, Jump to PC + rel		
CJNE	A, Direct, rel	Compare (Direct) with A. Jump to PC + rel if not equal	3	2
	A, #Data, rel	Compare #Data with A. Jump to PC + rel if not equal	3	2
	Rn, #Data, rel	Compare #Data with Rn. Jump to PC + rel if not equal	3	2
	@Ri, #Data, rel	Compare #Data with @Ri. Jump to PC + rel if not equal	3	2
			ELECTRO	NICS (HUB
DJNZ	Rn, rel	Decrement Rn. Jump to PC + rel if not zero	2	2
	Direct, rel	Decrement (Direct). Jump to PC + rel if not zero	3	2
NOP		No Operation	1	1

<u> Microcontrollers 8051 Input Output Ports</u>

8051 microcontrollers have 4 I/O ports each of 8-bit, which can be configured as input or output. Hence, total 32 input/output pins allow the microcontroller to be connected with the peripheral devices.

- □ **Pin configuration**, i.e. the pin can be configured as 1 for input and 0 for output as per the logic state.
 - o **Input/Output (I/O) pin** All the circuits within the microcontroller must be connected to one of its pins except P0 port because it does not have pull- up resistors built-in.
 - o **Input pin** Logic 1 is applied to a bit of the P register. The output FE transistor is turned off and the other pin remains connected to the power supply voltage over a pull-up resistor of high resistance.
- \Box Port 0 The P0 (zero) port is characterized by two functions
 - When the external memory is used then the lower address byte (addresses A0A7) is applied on it, else all bits of this port are configured as input/output.
 - o When P0 port is configured as an output then other ports consisting of pins with builtin pull-up resistor connected by its end to 5V power supply, the pins of this port have this resistor left out.

Input Configuration:

If any pin of this port is configured as an input, then it acts as if it "floats", i.e. the input has unlimited AITS, DEPT OF ECE 43

input resistance and in-determined potential.

Output Configuration:

When the pin is configured as an output, then it acts as an "open drain". By applying logic 0 to a port bit, the appropriate pin will be connected to ground (0V), and applying logic 1, the external output will keep on "floating".

In order to apply logic 1 (5V) on this output pin, it is necessary to build an external pullup resistor.

• Port 1

P1 is a true I/O port as it doesn't have any alternative functions as in P0, but this port can be configured as general I/O only. It has a built-in pull-up resistor and is completely compatible with TTL circuits.

• Port 2

P2 is similar to P0 when the external memory is used. Pins of this port occupy addresses intended for the external memory chip. This port can be used for higher address byte with addresses A8-A15. When no memory is added then this port can be used as a general input/output port similar to Port 1.

• Port 3

In this port, functions are similar to other ports except that the logic 1 must be applied to appropriate bit of the P3 register.

Pins Current Limitations

- □ When pins are configured as an output (i.e. logic 0), then the single port pins can receive a current of 10mA.
- □ When these pins are configured as inputs (i.e. logic 1), then built-in pull-up resistors provide very weak current, but can activate up to 4 TTL inputs of LS series.
- \Box If all 8 bits of a port are active, then the total current must be limited to 15mA (port P0: 26mA).
- \Box If all ports (32 bits) are active, then the total maximum current must be limited to 71mA.